|
@@ -1281,21 +1281,27 @@ struct ib_qp_attr {
|
|
|
};
|
|
|
|
|
|
enum ib_wr_opcode {
|
|
|
- IB_WR_RDMA_WRITE,
|
|
|
- IB_WR_RDMA_WRITE_WITH_IMM,
|
|
|
- IB_WR_SEND,
|
|
|
- IB_WR_SEND_WITH_IMM,
|
|
|
- IB_WR_RDMA_READ,
|
|
|
- IB_WR_ATOMIC_CMP_AND_SWP,
|
|
|
- IB_WR_ATOMIC_FETCH_AND_ADD,
|
|
|
- IB_WR_LSO,
|
|
|
- IB_WR_SEND_WITH_INV,
|
|
|
- IB_WR_RDMA_READ_WITH_INV,
|
|
|
- IB_WR_LOCAL_INV,
|
|
|
- IB_WR_REG_MR,
|
|
|
- IB_WR_MASKED_ATOMIC_CMP_AND_SWP,
|
|
|
- IB_WR_MASKED_ATOMIC_FETCH_AND_ADD,
|
|
|
+ /* These are shared with userspace */
|
|
|
+ IB_WR_RDMA_WRITE = IB_UVERBS_WR_RDMA_WRITE,
|
|
|
+ IB_WR_RDMA_WRITE_WITH_IMM = IB_UVERBS_WR_RDMA_WRITE_WITH_IMM,
|
|
|
+ IB_WR_SEND = IB_UVERBS_WR_SEND,
|
|
|
+ IB_WR_SEND_WITH_IMM = IB_UVERBS_WR_SEND_WITH_IMM,
|
|
|
+ IB_WR_RDMA_READ = IB_UVERBS_WR_RDMA_READ,
|
|
|
+ IB_WR_ATOMIC_CMP_AND_SWP = IB_UVERBS_WR_ATOMIC_CMP_AND_SWP,
|
|
|
+ IB_WR_ATOMIC_FETCH_AND_ADD = IB_UVERBS_WR_ATOMIC_FETCH_AND_ADD,
|
|
|
+ IB_WR_LSO = IB_UVERBS_WR_TSO,
|
|
|
+ IB_WR_SEND_WITH_INV = IB_UVERBS_WR_SEND_WITH_INV,
|
|
|
+ IB_WR_RDMA_READ_WITH_INV = IB_UVERBS_WR_RDMA_READ_WITH_INV,
|
|
|
+ IB_WR_LOCAL_INV = IB_UVERBS_WR_LOCAL_INV,
|
|
|
+ IB_WR_MASKED_ATOMIC_CMP_AND_SWP =
|
|
|
+ IB_UVERBS_WR_MASKED_ATOMIC_CMP_AND_SWP,
|
|
|
+ IB_WR_MASKED_ATOMIC_FETCH_AND_ADD =
|
|
|
+ IB_UVERBS_WR_MASKED_ATOMIC_FETCH_AND_ADD,
|
|
|
+
|
|
|
+ /* These are kernel only and can not be issued by userspace */
|
|
|
+ IB_WR_REG_MR = 0x20,
|
|
|
IB_WR_REG_SIG_MR,
|
|
|
+
|
|
|
/* reserve values for low level drivers' internal use.
|
|
|
* These values will not be used at all in the ib core layer.
|
|
|
*/
|