|
@@ -337,6 +337,49 @@
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+ i2s0: i2s@03830000 {
|
|
|
|
+ compatible = "samsung,exynos5420-i2s";
|
|
|
|
+ reg = <0x03830000 0x100>;
|
|
|
|
+ dmas = <&adma 0
|
|
|
|
+ &adma 2
|
|
|
|
+ &adma 1>;
|
|
|
|
+ dma-names = "tx", "rx", "tx-sec";
|
|
|
|
+ clocks = <&clock_audss EXYNOS_I2S_BUS>,
|
|
|
|
+ <&clock_audss EXYNOS_I2S_BUS>,
|
|
|
|
+ <&clock_audss EXYNOS_SCLK_I2S>;
|
|
|
|
+ clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
|
|
|
|
+ samsung,idma-addr = <0x03000000>;
|
|
|
|
+ pinctrl-names = "default";
|
|
|
|
+ pinctrl-0 = <&i2s0_bus>;
|
|
|
|
+ status = "disabled";
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ i2s1: i2s@12D60000 {
|
|
|
|
+ compatible = "samsung,exynos5420-i2s";
|
|
|
|
+ reg = <0x12D60000 0x100>;
|
|
|
|
+ dmas = <&pdma1 12
|
|
|
|
+ &pdma1 11>;
|
|
|
|
+ dma-names = "tx", "rx";
|
|
|
|
+ clocks = <&clock 275>, <&clock 138>;
|
|
|
|
+ clock-names = "iis", "i2s_opclk0";
|
|
|
|
+ pinctrl-names = "default";
|
|
|
|
+ pinctrl-0 = <&i2s1_bus>;
|
|
|
|
+ status = "disabled";
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ i2s2: i2s@12D70000 {
|
|
|
|
+ compatible = "samsung,exynos5420-i2s";
|
|
|
|
+ reg = <0x12D70000 0x100>;
|
|
|
|
+ dmas = <&pdma0 12
|
|
|
|
+ &pdma0 11>;
|
|
|
|
+ dma-names = "tx", "rx";
|
|
|
|
+ clocks = <&clock 276>, <&clock 139>;
|
|
|
|
+ clock-names = "iis", "i2s_opclk0";
|
|
|
|
+ pinctrl-names = "default";
|
|
|
|
+ pinctrl-0 = <&i2s2_bus>;
|
|
|
|
+ status = "disabled";
|
|
|
|
+ };
|
|
|
|
+
|
|
spi_0: spi@12d20000 {
|
|
spi_0: spi@12d20000 {
|
|
compatible = "samsung,exynos4210-spi";
|
|
compatible = "samsung,exynos4210-spi";
|
|
reg = <0x12d20000 0x100>;
|
|
reg = <0x12d20000 0x100>;
|