|
@@ -1017,19 +1017,20 @@
|
|
|
reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
|
|
|
clocks = <&mp_clk>, <&mp_clk>,
|
|
|
<&zs_clk>, <&p_clk>, <&p_clk>, <&zs_clk>,
|
|
|
- <&zs_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>;
|
|
|
+ <&zs_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
|
|
|
+ <&zx_clk>;
|
|
|
#clock-cells = <1>;
|
|
|
clock-indices = <
|
|
|
R8A7794_CLK_EHCI R8A7794_CLK_HSUSB
|
|
|
R8A7794_CLK_HSCIF2 R8A7794_CLK_SCIF5
|
|
|
R8A7794_CLK_SCIF4 R8A7794_CLK_HSCIF1 R8A7794_CLK_HSCIF0
|
|
|
R8A7794_CLK_SCIF3 R8A7794_CLK_SCIF2 R8A7794_CLK_SCIF1
|
|
|
- R8A7794_CLK_SCIF0
|
|
|
+ R8A7794_CLK_SCIF0 R8A7794_CLK_DU0
|
|
|
>;
|
|
|
clock-output-names =
|
|
|
"ehci", "hsusb",
|
|
|
"hscif2", "scif5", "scif4", "hscif1", "hscif0",
|
|
|
- "scif3", "scif2", "scif1", "scif0";
|
|
|
+ "scif3", "scif2", "scif1", "scif0", "du0";
|
|
|
};
|
|
|
mstp8_clks: mstp8_clks@e6150990 {
|
|
|
compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
|