|
@@ -277,7 +277,7 @@
|
|
#define DWC3_DCFG_FULLSPEED1 (3 << 0)
|
|
#define DWC3_DCFG_FULLSPEED1 (3 << 0)
|
|
|
|
|
|
#define DWC3_DCFG_NUMP_SHIFT 17
|
|
#define DWC3_DCFG_NUMP_SHIFT 17
|
|
-#define DWC3_DCFG_NUMP(n) (((n) & 0x1f) >> DWC3_DCFG_NUMP_SHIFT)
|
|
|
|
|
|
+#define DWC3_DCFG_NUMP(n) (((n) >> DWC3_DCFG_NUMP_SHIFT) & 0x1f)
|
|
#define DWC3_DCFG_NUMP_MASK (0x1f << DWC3_DCFG_NUMP_SHIFT)
|
|
#define DWC3_DCFG_NUMP_MASK (0x1f << DWC3_DCFG_NUMP_SHIFT)
|
|
#define DWC3_DCFG_LPM_CAP (1 << 22)
|
|
#define DWC3_DCFG_LPM_CAP (1 << 22)
|
|
|
|
|