|
@@ -432,7 +432,7 @@ static bool pv_eoi_get_pending(struct kvm_vcpu *vcpu)
|
|
|
u8 val;
|
|
|
if (pv_eoi_get_user(vcpu, &val) < 0)
|
|
|
apic_debug("Can't read EOI MSR value: 0x%llx\n",
|
|
|
- (unsigned long long)vcpi->arch.pv_eoi.msr_val);
|
|
|
+ (unsigned long long)vcpu->arch.pv_eoi.msr_val);
|
|
|
return val & 0x1;
|
|
|
}
|
|
|
|
|
@@ -440,7 +440,7 @@ static void pv_eoi_set_pending(struct kvm_vcpu *vcpu)
|
|
|
{
|
|
|
if (pv_eoi_put_user(vcpu, KVM_PV_EOI_ENABLED) < 0) {
|
|
|
apic_debug("Can't set EOI MSR value: 0x%llx\n",
|
|
|
- (unsigned long long)vcpi->arch.pv_eoi.msr_val);
|
|
|
+ (unsigned long long)vcpu->arch.pv_eoi.msr_val);
|
|
|
return;
|
|
|
}
|
|
|
__set_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);
|
|
@@ -450,7 +450,7 @@ static void pv_eoi_clr_pending(struct kvm_vcpu *vcpu)
|
|
|
{
|
|
|
if (pv_eoi_put_user(vcpu, KVM_PV_EOI_DISABLED) < 0) {
|
|
|
apic_debug("Can't clear EOI MSR value: 0x%llx\n",
|
|
|
- (unsigned long long)vcpi->arch.pv_eoi.msr_val);
|
|
|
+ (unsigned long long)vcpu->arch.pv_eoi.msr_val);
|
|
|
return;
|
|
|
}
|
|
|
__clear_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);
|