浏览代码

ARM i.MX6DL: dts: add clock and mux configuration for LDB

i.MX6DL does not have the second IPU, but the LVDS multiplexers can connect
either LVDS channel of the LDB to IPU1 DI0 or IPU1 DI1.

Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
[shawn.guo: remove "crtcs" property from imx6qdl.dtsi]
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Philipp Zabel 12 年之前
父节点
当前提交
964c847a42
共有 2 个文件被更改,包括 17 次插入2 次删除
  1. 17 0
      arch/arm/boot/dts/imx6dl.dtsi
  2. 0 2
      arch/arm/boot/dts/imx6qdl.dtsi

+ 17 - 0
arch/arm/boot/dts/imx6dl.dtsi

@@ -419,3 +419,20 @@
 		};
 	};
 };
+
+&ldb {
+	clocks = <&clks 33>, <&clks 34>,
+		 <&clks 39>, <&clks 40>,
+		 <&clks 135>, <&clks 136>;
+	clock-names = "di0_pll", "di1_pll",
+		      "di0_sel", "di1_sel",
+		      "di0", "di1";
+
+	lvds-channel@0 {
+		crtcs = <&ipu1 0>, <&ipu1 1>;
+	};
+
+	lvds-channel@1 {
+		crtcs = <&ipu1 0>, <&ipu1 1>;
+	};
+};

+ 0 - 2
arch/arm/boot/dts/imx6qdl.dtsi

@@ -574,13 +574,11 @@
 
 				lvds-channel@0 {
 					reg = <0>;
-					crtcs = <&ipu1 0>;
 					status = "disabled";
 				};
 
 				lvds-channel@1 {
 					reg = <1>;
-					crtcs = <&ipu1 1>;
 					status = "disabled";
 				};
 			};