|
@@ -164,6 +164,8 @@ Control registers for this memory controller's DDR PHY.
|
|
|
|
|
|
Required properties:
|
|
|
- compatible : should contain one of these
|
|
|
+ "brcm,brcmstb-ddr-phy-v71.1"
|
|
|
+ "brcm,brcmstb-ddr-phy-v72.0"
|
|
|
"brcm,brcmstb-ddr-phy-v225.1"
|
|
|
"brcm,brcmstb-ddr-phy-v240.1"
|
|
|
"brcm,brcmstb-ddr-phy-v240.2"
|
|
@@ -184,7 +186,9 @@ Sequencer DRAM parameters and control registers. Used for Self-Refresh
|
|
|
Power-Down (SRPD), among other things.
|
|
|
|
|
|
Required properties:
|
|
|
-- compatible : should contain "brcm,brcmstb-memc-ddr"
|
|
|
+- compatible : should contain one of these
|
|
|
+ "brcm,brcmstb-memc-ddr-rev-b.2.2"
|
|
|
+ "brcm,brcmstb-memc-ddr"
|
|
|
- reg : the MEMC DDR register range
|
|
|
|
|
|
Example:
|