|
@@ -129,8 +129,6 @@ struct clk_hw_omap_ops {
|
|
|
* @enable_bit: bitshift to write to enable/disable the clock (see @enable_reg)
|
|
|
* @flags: see "struct clk.flags possibilities" above
|
|
|
* @clksel_reg: for clksel clks, register va containing src/divisor select
|
|
|
- * @clksel_mask: bitmask in @clksel_reg for the src/divisor selector
|
|
|
- * @clksel: for clksel clks, pointer to struct clksel for this clock
|
|
|
* @dpll_data: for DPLLs, pointer to struct dpll_data for this clock
|
|
|
* @clkdm_name: clockdomain name that this clock is contained in
|
|
|
* @clkdm: pointer to struct clockdomain, resolved from @clkdm_name at runtime
|
|
@@ -145,8 +143,6 @@ struct clk_hw_omap {
|
|
|
u8 enable_bit;
|
|
|
u8 flags;
|
|
|
void __iomem *clksel_reg;
|
|
|
- u32 clksel_mask;
|
|
|
- const struct clksel *clksel;
|
|
|
struct dpll_data *dpll_data;
|
|
|
const char *clkdm_name;
|
|
|
struct clockdomain *clkdm;
|