|
@@ -395,25 +395,32 @@ config GPIO_VR41XX
|
|
|
Say yes here to support the NEC VR4100 series General-purpose I/O Uint
|
|
|
|
|
|
config GPIO_SCH
|
|
|
- tristate "Intel SCH/TunnelCreek/Centerton GPIO"
|
|
|
+ tristate "Intel SCH/TunnelCreek/Centerton/Quark X1000 GPIO"
|
|
|
depends on PCI && X86
|
|
|
select MFD_CORE
|
|
|
select LPC_SCH
|
|
|
help
|
|
|
Say yes here to support GPIO interface on Intel Poulsbo SCH,
|
|
|
- Intel Tunnel Creek processor or Intel Centerton processor.
|
|
|
+ Intel Tunnel Creek processor, Intel Centerton processor or
|
|
|
+ Intel Quark X1000 SoC.
|
|
|
+
|
|
|
The Intel SCH contains a total of 14 GPIO pins. Ten GPIOs are
|
|
|
powered by the core power rail and are turned off during sleep
|
|
|
modes (S3 and higher). The remaining four GPIOs are powered by
|
|
|
the Intel SCH suspend power supply. These GPIOs remain
|
|
|
active during S3. The suspend powered GPIOs can be used to wake the
|
|
|
system from the Suspend-to-RAM state.
|
|
|
+
|
|
|
The Intel Tunnel Creek processor has 5 GPIOs powered by the
|
|
|
core power rail and 9 from suspend power supply.
|
|
|
+
|
|
|
The Intel Centerton processor has a total of 30 GPIO pins.
|
|
|
Twenty-one are powered by the core power rail and 9 from the
|
|
|
suspend power supply.
|
|
|
|
|
|
+ The Intel Quark X1000 SoC has 2 GPIOs powered by the core
|
|
|
+ power well and 6 from the suspend power well.
|
|
|
+
|
|
|
config GPIO_ICH
|
|
|
tristate "Intel ICH GPIO"
|
|
|
depends on PCI && X86
|