|
@@ -22,16 +22,12 @@
|
|
#define DSP_CONTROL 77
|
|
#define DSP_CONTROL 77
|
|
#define ACX 78
|
|
#define ACX 78
|
|
|
|
|
|
|
|
+#ifndef __KERNEL__
|
|
/*
|
|
/*
|
|
* This struct defines the way the registers are stored on the stack during a
|
|
* This struct defines the way the registers are stored on the stack during a
|
|
* system call/exception. As usual the registers k0/k1 aren't being saved.
|
|
* system call/exception. As usual the registers k0/k1 aren't being saved.
|
|
*/
|
|
*/
|
|
struct pt_regs {
|
|
struct pt_regs {
|
|
-#ifdef CONFIG_32BIT
|
|
|
|
- /* Pad bytes for argument save space on the stack. */
|
|
|
|
- unsigned long pad0[6];
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
/* Saved main processor registers. */
|
|
/* Saved main processor registers. */
|
|
unsigned long regs[32];
|
|
unsigned long regs[32];
|
|
|
|
|
|
@@ -39,20 +35,11 @@ struct pt_regs {
|
|
unsigned long cp0_status;
|
|
unsigned long cp0_status;
|
|
unsigned long hi;
|
|
unsigned long hi;
|
|
unsigned long lo;
|
|
unsigned long lo;
|
|
-#ifdef CONFIG_CPU_HAS_SMARTMIPS
|
|
|
|
- unsigned long acx;
|
|
|
|
-#endif
|
|
|
|
unsigned long cp0_badvaddr;
|
|
unsigned long cp0_badvaddr;
|
|
unsigned long cp0_cause;
|
|
unsigned long cp0_cause;
|
|
unsigned long cp0_epc;
|
|
unsigned long cp0_epc;
|
|
-#ifdef CONFIG_MIPS_MT_SMTC
|
|
|
|
- unsigned long cp0_tcstatus;
|
|
|
|
-#endif /* CONFIG_MIPS_MT_SMTC */
|
|
|
|
-#ifdef CONFIG_CPU_CAVIUM_OCTEON
|
|
|
|
- unsigned long long mpl[3]; /* MTM{0,1,2} */
|
|
|
|
- unsigned long long mtp[3]; /* MTP{0,1,2} */
|
|
|
|
-#endif
|
|
|
|
} __attribute__ ((aligned (8)));
|
|
} __attribute__ ((aligned (8)));
|
|
|
|
+#endif /* __KERNEL__ */
|
|
|
|
|
|
/* Arbitrarily choose the same ptrace numbers as used by the Sparc code. */
|
|
/* Arbitrarily choose the same ptrace numbers as used by the Sparc code. */
|
|
#define PTRACE_GETREGS 12
|
|
#define PTRACE_GETREGS 12
|