|
@@ -71,7 +71,7 @@
|
|
#define IDMA64C_CFGH_SRC_PER(x) ((x) << 0) /* src peripheral */
|
|
#define IDMA64C_CFGH_SRC_PER(x) ((x) << 0) /* src peripheral */
|
|
#define IDMA64C_CFGH_DST_PER(x) ((x) << 4) /* dst peripheral */
|
|
#define IDMA64C_CFGH_DST_PER(x) ((x) << 4) /* dst peripheral */
|
|
#define IDMA64C_CFGH_RD_ISSUE_THD(x) ((x) << 8)
|
|
#define IDMA64C_CFGH_RD_ISSUE_THD(x) ((x) << 8)
|
|
-#define IDMA64C_CFGH_RW_ISSUE_THD(x) ((x) << 18)
|
|
|
|
|
|
+#define IDMA64C_CFGH_WR_ISSUE_THD(x) ((x) << 18)
|
|
|
|
|
|
/* Interrupt registers */
|
|
/* Interrupt registers */
|
|
|
|
|