|
@@ -935,21 +935,21 @@ static void ath9k_hw_set_sifs_time(struct ath_hw *ah, u32 us)
|
|
|
REG_WRITE(ah, AR_D_GBL_IFS_SIFS, val);
|
|
|
}
|
|
|
|
|
|
-static void ath9k_hw_setslottime(struct ath_hw *ah, u32 us)
|
|
|
+void ath9k_hw_setslottime(struct ath_hw *ah, u32 us)
|
|
|
{
|
|
|
u32 val = ath9k_hw_mac_to_clks(ah, us);
|
|
|
val = min(val, (u32) 0xFFFF);
|
|
|
REG_WRITE(ah, AR_D_GBL_IFS_SLOT, val);
|
|
|
}
|
|
|
|
|
|
-static void ath9k_hw_set_ack_timeout(struct ath_hw *ah, u32 us)
|
|
|
+void ath9k_hw_set_ack_timeout(struct ath_hw *ah, u32 us)
|
|
|
{
|
|
|
u32 val = ath9k_hw_mac_to_clks(ah, us);
|
|
|
val = min(val, (u32) MS(0xFFFFFFFF, AR_TIME_OUT_ACK));
|
|
|
REG_RMW_FIELD(ah, AR_TIME_OUT, AR_TIME_OUT_ACK, val);
|
|
|
}
|
|
|
|
|
|
-static void ath9k_hw_set_cts_timeout(struct ath_hw *ah, u32 us)
|
|
|
+void ath9k_hw_set_cts_timeout(struct ath_hw *ah, u32 us)
|
|
|
{
|
|
|
u32 val = ath9k_hw_mac_to_clks(ah, us);
|
|
|
val = min(val, (u32) MS(0xFFFFFFFF, AR_TIME_OUT_CTS));
|