|
@@ -666,14 +666,12 @@ void radix__flush_tlb_all(void)
|
|
*/
|
|
*/
|
|
asm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)
|
|
asm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)
|
|
: : "r"(rb), "i"(r), "i"(1), "i"(ric), "r"(rs) : "memory");
|
|
: : "r"(rb), "i"(r), "i"(1), "i"(ric), "r"(rs) : "memory");
|
|
- trace_tlbie(0, 0, rb, rs, ric, prs, r);
|
|
|
|
/*
|
|
/*
|
|
* now flush host entires by passing PRS = 0 and LPID == 0
|
|
* now flush host entires by passing PRS = 0 and LPID == 0
|
|
*/
|
|
*/
|
|
asm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)
|
|
asm volatile(PPC_TLBIE_5(%0, %4, %3, %2, %1)
|
|
: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(0) : "memory");
|
|
: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(0) : "memory");
|
|
asm volatile("eieio; tlbsync; ptesync": : :"memory");
|
|
asm volatile("eieio; tlbsync; ptesync": : :"memory");
|
|
- trace_tlbie(0, 0, rb, 0, ric, prs, r);
|
|
|
|
}
|
|
}
|
|
|
|
|
|
void radix__flush_tlb_pte_p9_dd1(unsigned long old_pte, struct mm_struct *mm,
|
|
void radix__flush_tlb_pte_p9_dd1(unsigned long old_pte, struct mm_struct *mm,
|