|
@@ -66,7 +66,7 @@
|
|
#define ONEMS 0xb0 /* One Millisecond register */
|
|
#define ONEMS 0xb0 /* One Millisecond register */
|
|
#define UTS 0xb4 /* UART Test Register */
|
|
#define UTS 0xb4 /* UART Test Register */
|
|
#endif
|
|
#endif
|
|
-#if defined(CONFIG_ARCH_IMX) || defined(CONFIG_ARCH_MX1)
|
|
|
|
|
|
+#ifdef CONFIG_ARCH_MX1
|
|
#define BIPR1 0xb0 /* Incremental Preset Register 1 */
|
|
#define BIPR1 0xb0 /* Incremental Preset Register 1 */
|
|
#define BIPR2 0xb4 /* Incremental Preset Register 2 */
|
|
#define BIPR2 0xb4 /* Incremental Preset Register 2 */
|
|
#define BIPR3 0xb8 /* Incremental Preset Register 3 */
|
|
#define BIPR3 0xb8 /* Incremental Preset Register 3 */
|
|
@@ -96,7 +96,7 @@
|
|
#define UCR1_RTSDEN (1<<5) /* RTS delta interrupt enable */
|
|
#define UCR1_RTSDEN (1<<5) /* RTS delta interrupt enable */
|
|
#define UCR1_SNDBRK (1<<4) /* Send break */
|
|
#define UCR1_SNDBRK (1<<4) /* Send break */
|
|
#define UCR1_TDMAEN (1<<3) /* Transmitter ready DMA enable */
|
|
#define UCR1_TDMAEN (1<<3) /* Transmitter ready DMA enable */
|
|
-#if defined(CONFIG_ARCH_IMX) || defined(CONFIG_ARCH_MX1)
|
|
|
|
|
|
+#ifdef CONFIG_ARCH_MX1
|
|
#define UCR1_UARTCLKEN (1<<2) /* UART clock enabled */
|
|
#define UCR1_UARTCLKEN (1<<2) /* UART clock enabled */
|
|
#endif
|
|
#endif
|
|
#if defined CONFIG_ARCH_MX3 || defined CONFIG_ARCH_MX2
|
|
#if defined CONFIG_ARCH_MX3 || defined CONFIG_ARCH_MX2
|
|
@@ -127,7 +127,7 @@
|
|
#define UCR3_RXDSEN (1<<6) /* Receive status interrupt enable */
|
|
#define UCR3_RXDSEN (1<<6) /* Receive status interrupt enable */
|
|
#define UCR3_AIRINTEN (1<<5) /* Async IR wake interrupt enable */
|
|
#define UCR3_AIRINTEN (1<<5) /* Async IR wake interrupt enable */
|
|
#define UCR3_AWAKEN (1<<4) /* Async wake interrupt enable */
|
|
#define UCR3_AWAKEN (1<<4) /* Async wake interrupt enable */
|
|
-#ifdef CONFIG_ARCH_IMX
|
|
|
|
|
|
+#ifdef CONFIG_ARCH_MX1
|
|
#define UCR3_REF25 (1<<3) /* Ref freq 25 MHz, only on mx1 */
|
|
#define UCR3_REF25 (1<<3) /* Ref freq 25 MHz, only on mx1 */
|
|
#define UCR3_REF30 (1<<2) /* Ref Freq 30 MHz, only on mx1 */
|
|
#define UCR3_REF30 (1<<2) /* Ref Freq 30 MHz, only on mx1 */
|
|
#endif
|
|
#endif
|
|
@@ -180,13 +180,6 @@
|
|
#define UTS_SOFTRST (1<<0) /* Software reset */
|
|
#define UTS_SOFTRST (1<<0) /* Software reset */
|
|
|
|
|
|
/* We've been assigned a range on the "Low-density serial ports" major */
|
|
/* We've been assigned a range on the "Low-density serial ports" major */
|
|
-#ifdef CONFIG_ARCH_IMX
|
|
|
|
-#define SERIAL_IMX_MAJOR 204
|
|
|
|
-#define MINOR_START 41
|
|
|
|
-#define DEV_NAME "ttySMX"
|
|
|
|
-#define MAX_INTERNAL_IRQ IMX_IRQS
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
#ifdef CONFIG_ARCH_MXC
|
|
#ifdef CONFIG_ARCH_MXC
|
|
#define SERIAL_IMX_MAJOR 207
|
|
#define SERIAL_IMX_MAJOR 207
|
|
#define MINOR_START 16
|
|
#define MINOR_START 16
|