|
@@ -14,7 +14,7 @@ static DEFINE_SPINLOCK(clklock);
|
|
|
static void __init h8300_div_clk_setup(struct device_node *node)
|
|
|
{
|
|
|
unsigned int num_parents;
|
|
|
- struct clk *clk;
|
|
|
+ struct clk_hw *hw;
|
|
|
const char *clk_name = node->name;
|
|
|
const char *parent_name;
|
|
|
void __iomem *divcr = NULL;
|
|
@@ -38,15 +38,15 @@ static void __init h8300_div_clk_setup(struct device_node *node)
|
|
|
|
|
|
parent_name = of_clk_get_parent_name(node, 0);
|
|
|
of_property_read_u32(node, "renesas,width", &width);
|
|
|
- clk = clk_register_divider(NULL, clk_name, parent_name,
|
|
|
+ hw = clk_hw_register_divider(NULL, clk_name, parent_name,
|
|
|
CLK_SET_RATE_GATE, divcr, offset, width,
|
|
|
CLK_DIVIDER_POWER_OF_TWO, &clklock);
|
|
|
- if (!IS_ERR(clk)) {
|
|
|
- of_clk_add_provider(node, of_clk_src_simple_get, clk);
|
|
|
+ if (!IS_ERR(hw)) {
|
|
|
+ of_clk_add_hw_provider(node, of_clk_hw_simple_get, hw);
|
|
|
return;
|
|
|
}
|
|
|
pr_err("%s: failed to register %s div clock (%ld)\n",
|
|
|
- __func__, clk_name, PTR_ERR(clk));
|
|
|
+ __func__, clk_name, PTR_ERR(hw));
|
|
|
error:
|
|
|
if (divcr)
|
|
|
iounmap(divcr);
|