Home Explore Help
Sign In
GfA
/
linux_kernel
5
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Browse Source

clk: tegra: Remove non-existing pll_m_out1 clock

This clock doesn't actually exist, so remove it.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Tested-by: Mikko Perttunen <mperttunen@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Peter De Schrijver 8 years ago
parent
e7a49675e2
commit
8809eeac21
1 changed files with 0 additions and 5 deletions
Split View Show Diff Stats
  1. 0 5
      drivers/clk/tegra/clk-tegra210.c

+ 0 - 5
drivers/clk/tegra/clk-tegra210.c
View File 

@@ -2115,7 +2115,6 @@ static struct tegra_clk tegra210_clks[tegra_clk_max] __initdata = {
 
 	[tegra_clk_pll_c2] = { .dt_id = TEGRA210_CLK_PLL_C2, .present = true },
 
 	[tegra_clk_pll_c3] = { .dt_id = TEGRA210_CLK_PLL_C3, .present = true },
 
 	[tegra_clk_pll_m] = { .dt_id = TEGRA210_CLK_PLL_M, .present = true },
 
-	[tegra_clk_pll_m_out1] = { .dt_id = TEGRA210_CLK_PLL_M_OUT1, .present = true },
 
 	[tegra_clk_pll_p] = { .dt_id = TEGRA210_CLK_PLL_P, .present = true },
 
 	[tegra_clk_pll_p_out1] = { .dt_id = TEGRA210_CLK_PLL_P_OUT1, .present = true },
 
 	[tegra_clk_pll_p_out3] = { .dt_id = TEGRA210_CLK_PLL_P_OUT3, .present = true },
 
@@ -2229,7 +2228,6 @@ static struct tegra_devclk devclks[] __initdata = {
 
 	{ .con_id = "pll_p_out3", .dt_id = TEGRA210_CLK_PLL_P_OUT3 },
 
 	{ .con_id = "pll_p_out4", .dt_id = TEGRA210_CLK_PLL_P_OUT4 },
 
 	{ .con_id = "pll_m", .dt_id = TEGRA210_CLK_PLL_M },
 
-	{ .con_id = "pll_m_out1", .dt_id = TEGRA210_CLK_PLL_M_OUT1 },
 
 	{ .con_id = "pll_x", .dt_id = TEGRA210_CLK_PLL_X },
 
 	{ .con_id = "pll_x_out0", .dt_id = TEGRA210_CLK_PLL_X_OUT0 },
 
 	{ .con_id = "pll_u", .dt_id = TEGRA210_CLK_PLL_U },
 
@@ -2404,9 +2402,6 @@ static void __init tegra210_pll_init(void __iomem *clk_base,
 
 	clk_register_clkdev(clk, "pll_mb", NULL);
 
 	clks[TEGRA210_CLK_PLL_MB] = clk;
 
 
-	clk_register_clkdev(clk, "pll_m_out1", NULL);
 
-	clks[TEGRA210_CLK_PLL_M_OUT1] = clk;
 
-
 
 	/* PLLM_UD */
 
 	clk = clk_register_fixed_factor(NULL, "pll_m_ud", "pll_m",
 
 					CLK_SET_RATE_PARENT, 1, 1);