|
@@ -357,8 +357,8 @@ select_insn:
|
|
ALU64_MOD_X:
|
|
ALU64_MOD_X:
|
|
if (unlikely(SRC == 0))
|
|
if (unlikely(SRC == 0))
|
|
return 0;
|
|
return 0;
|
|
- tmp = DST;
|
|
|
|
- DST = do_div(tmp, SRC);
|
|
|
|
|
|
+ div64_u64_rem(DST, SRC, &tmp);
|
|
|
|
+ DST = tmp;
|
|
CONT;
|
|
CONT;
|
|
ALU_MOD_X:
|
|
ALU_MOD_X:
|
|
if (unlikely(SRC == 0))
|
|
if (unlikely(SRC == 0))
|
|
@@ -367,8 +367,8 @@ select_insn:
|
|
DST = do_div(tmp, (u32) SRC);
|
|
DST = do_div(tmp, (u32) SRC);
|
|
CONT;
|
|
CONT;
|
|
ALU64_MOD_K:
|
|
ALU64_MOD_K:
|
|
- tmp = DST;
|
|
|
|
- DST = do_div(tmp, IMM);
|
|
|
|
|
|
+ div64_u64_rem(DST, IMM, &tmp);
|
|
|
|
+ DST = tmp;
|
|
CONT;
|
|
CONT;
|
|
ALU_MOD_K:
|
|
ALU_MOD_K:
|
|
tmp = (u32) DST;
|
|
tmp = (u32) DST;
|
|
@@ -377,7 +377,7 @@ select_insn:
|
|
ALU64_DIV_X:
|
|
ALU64_DIV_X:
|
|
if (unlikely(SRC == 0))
|
|
if (unlikely(SRC == 0))
|
|
return 0;
|
|
return 0;
|
|
- do_div(DST, SRC);
|
|
|
|
|
|
+ DST = div64_u64(DST, SRC);
|
|
CONT;
|
|
CONT;
|
|
ALU_DIV_X:
|
|
ALU_DIV_X:
|
|
if (unlikely(SRC == 0))
|
|
if (unlikely(SRC == 0))
|
|
@@ -387,7 +387,7 @@ select_insn:
|
|
DST = (u32) tmp;
|
|
DST = (u32) tmp;
|
|
CONT;
|
|
CONT;
|
|
ALU64_DIV_K:
|
|
ALU64_DIV_K:
|
|
- do_div(DST, IMM);
|
|
|
|
|
|
+ DST = div64_u64(DST, IMM);
|
|
CONT;
|
|
CONT;
|
|
ALU_DIV_K:
|
|
ALU_DIV_K:
|
|
tmp = (u32) DST;
|
|
tmp = (u32) DST;
|