|
@@ -46,7 +46,6 @@ struct gic_pcpu_mask {
|
|
DECLARE_BITMAP(pcpu_mask, GIC_MAX_INTRS);
|
|
DECLARE_BITMAP(pcpu_mask, GIC_MAX_INTRS);
|
|
};
|
|
};
|
|
|
|
|
|
-static unsigned long __gic_base_addr;
|
|
|
|
static struct gic_pcpu_mask pcpu_masks[NR_CPUS];
|
|
static struct gic_pcpu_mask pcpu_masks[NR_CPUS];
|
|
static DEFINE_SPINLOCK(gic_lock);
|
|
static DEFINE_SPINLOCK(gic_lock);
|
|
static struct irq_domain *gic_irq_domain;
|
|
static struct irq_domain *gic_irq_domain;
|
|
@@ -134,17 +133,6 @@ int gic_get_c0_fdc_int(void)
|
|
GIC_LOCAL_TO_HWIRQ(GIC_LOCAL_INT_FDC));
|
|
GIC_LOCAL_TO_HWIRQ(GIC_LOCAL_INT_FDC));
|
|
}
|
|
}
|
|
|
|
|
|
-int gic_get_usm_range(struct resource *gic_usm_res)
|
|
|
|
-{
|
|
|
|
- if (!gic_present)
|
|
|
|
- return -1;
|
|
|
|
-
|
|
|
|
- gic_usm_res->start = __gic_base_addr + USM_VISIBLE_SECTION_OFS;
|
|
|
|
- gic_usm_res->end = gic_usm_res->start + (USM_VISIBLE_SECTION_SIZE - 1);
|
|
|
|
-
|
|
|
|
- return 0;
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
static void gic_handle_shared_int(bool chained)
|
|
static void gic_handle_shared_int(bool chained)
|
|
{
|
|
{
|
|
unsigned int intr, virq;
|
|
unsigned int intr, virq;
|
|
@@ -672,8 +660,6 @@ static void __init __gic_init(unsigned long gic_base_addr,
|
|
unsigned int gicconfig, cpu;
|
|
unsigned int gicconfig, cpu;
|
|
unsigned int v[2];
|
|
unsigned int v[2];
|
|
|
|
|
|
- __gic_base_addr = gic_base_addr;
|
|
|
|
-
|
|
|
|
mips_gic_base = ioremap_nocache(gic_base_addr, gic_addrspace_size);
|
|
mips_gic_base = ioremap_nocache(gic_base_addr, gic_addrspace_size);
|
|
|
|
|
|
gicconfig = read_gic_config();
|
|
gicconfig = read_gic_config();
|