|
@@ -997,12 +997,22 @@ static void gfx_v9_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t simd,
|
|
|
start + SQIND_WAVE_SGPRS_OFFSET, size, dst);
|
|
|
}
|
|
|
|
|
|
+static void gfx_v9_0_read_wave_vgprs(struct amdgpu_device *adev, uint32_t simd,
|
|
|
+ uint32_t wave, uint32_t thread,
|
|
|
+ uint32_t start, uint32_t size,
|
|
|
+ uint32_t *dst)
|
|
|
+{
|
|
|
+ wave_read_regs(
|
|
|
+ adev, simd, wave, thread,
|
|
|
+ start + SQIND_WAVE_VGPRS_OFFSET, size, dst);
|
|
|
+}
|
|
|
|
|
|
static const struct amdgpu_gfx_funcs gfx_v9_0_gfx_funcs = {
|
|
|
.get_gpu_clock_counter = &gfx_v9_0_get_gpu_clock_counter,
|
|
|
.select_se_sh = &gfx_v9_0_select_se_sh,
|
|
|
.read_wave_data = &gfx_v9_0_read_wave_data,
|
|
|
.read_wave_sgprs = &gfx_v9_0_read_wave_sgprs,
|
|
|
+ .read_wave_vgprs = &gfx_v9_0_read_wave_vgprs,
|
|
|
};
|
|
|
|
|
|
static void gfx_v9_0_gpu_early_init(struct amdgpu_device *adev)
|