|
@@ -22,11 +22,11 @@ static int mv88e6xxx_g1_vtu_fid_read(struct mv88e6xxx_chip *chip,
|
|
|
u16 val;
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_read(chip, GLOBAL_VTU_FID, &val);
|
|
|
+ err = mv88e6xxx_g1_read(chip, MV88E6352_G1_VTU_FID, &val);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
|
- entry->fid = val & GLOBAL_VTU_FID_MASK;
|
|
|
+ entry->fid = val & MV88E6352_G1_VTU_FID_MASK;
|
|
|
|
|
|
return 0;
|
|
|
}
|
|
@@ -34,9 +34,9 @@ static int mv88e6xxx_g1_vtu_fid_read(struct mv88e6xxx_chip *chip,
|
|
|
static int mv88e6xxx_g1_vtu_fid_write(struct mv88e6xxx_chip *chip,
|
|
|
struct mv88e6xxx_vtu_entry *entry)
|
|
|
{
|
|
|
- u16 val = entry->fid & GLOBAL_VTU_FID_MASK;
|
|
|
+ u16 val = entry->fid & MV88E6352_G1_VTU_FID_MASK;
|
|
|
|
|
|
- return mv88e6xxx_g1_write(chip, GLOBAL_VTU_FID, val);
|
|
|
+ return mv88e6xxx_g1_write(chip, MV88E6352_G1_VTU_FID, val);
|
|
|
}
|
|
|
|
|
|
/* Offset 0x03: VTU SID Register */
|
|
@@ -47,11 +47,11 @@ static int mv88e6xxx_g1_vtu_sid_read(struct mv88e6xxx_chip *chip,
|
|
|
u16 val;
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_read(chip, GLOBAL_VTU_SID, &val);
|
|
|
+ err = mv88e6xxx_g1_read(chip, MV88E6352_G1_VTU_SID, &val);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
|
- entry->sid = val & GLOBAL_VTU_SID_MASK;
|
|
|
+ entry->sid = val & MV88E6352_G1_VTU_SID_MASK;
|
|
|
|
|
|
return 0;
|
|
|
}
|
|
@@ -59,23 +59,25 @@ static int mv88e6xxx_g1_vtu_sid_read(struct mv88e6xxx_chip *chip,
|
|
|
static int mv88e6xxx_g1_vtu_sid_write(struct mv88e6xxx_chip *chip,
|
|
|
struct mv88e6xxx_vtu_entry *entry)
|
|
|
{
|
|
|
- u16 val = entry->sid & GLOBAL_VTU_SID_MASK;
|
|
|
+ u16 val = entry->sid & MV88E6352_G1_VTU_SID_MASK;
|
|
|
|
|
|
- return mv88e6xxx_g1_write(chip, GLOBAL_VTU_SID, val);
|
|
|
+ return mv88e6xxx_g1_write(chip, MV88E6352_G1_VTU_SID, val);
|
|
|
}
|
|
|
|
|
|
/* Offset 0x05: VTU Operation Register */
|
|
|
|
|
|
static int mv88e6xxx_g1_vtu_op_wait(struct mv88e6xxx_chip *chip)
|
|
|
{
|
|
|
- return mv88e6xxx_g1_wait(chip, GLOBAL_VTU_OP, GLOBAL_VTU_OP_BUSY);
|
|
|
+ return mv88e6xxx_g1_wait(chip, MV88E6XXX_G1_VTU_OP,
|
|
|
+ MV88E6XXX_G1_VTU_OP_BUSY);
|
|
|
}
|
|
|
|
|
|
static int mv88e6xxx_g1_vtu_op(struct mv88e6xxx_chip *chip, u16 op)
|
|
|
{
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_write(chip, GLOBAL_VTU_OP, op);
|
|
|
+ err = mv88e6xxx_g1_write(chip, MV88E6XXX_G1_VTU_OP,
|
|
|
+ MV88E6XXX_G1_VTU_OP_BUSY | op);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
@@ -90,16 +92,16 @@ static int mv88e6xxx_g1_vtu_vid_read(struct mv88e6xxx_chip *chip,
|
|
|
u16 val;
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_read(chip, GLOBAL_VTU_VID, &val);
|
|
|
+ err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_VTU_VID, &val);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
|
entry->vid = val & 0xfff;
|
|
|
|
|
|
- if (val & GLOBAL_VTU_VID_PAGE)
|
|
|
+ if (val & MV88E6390_G1_VTU_VID_PAGE)
|
|
|
entry->vid |= 0x1000;
|
|
|
|
|
|
- entry->valid = !!(val & GLOBAL_VTU_VID_VALID);
|
|
|
+ entry->valid = !!(val & MV88E6XXX_G1_VTU_VID_VALID);
|
|
|
|
|
|
return 0;
|
|
|
}
|
|
@@ -110,12 +112,12 @@ static int mv88e6xxx_g1_vtu_vid_write(struct mv88e6xxx_chip *chip,
|
|
|
u16 val = entry->vid & 0xfff;
|
|
|
|
|
|
if (entry->vid & 0x1000)
|
|
|
- val |= GLOBAL_VTU_VID_PAGE;
|
|
|
+ val |= MV88E6390_G1_VTU_VID_PAGE;
|
|
|
|
|
|
if (entry->valid)
|
|
|
- val |= GLOBAL_VTU_VID_VALID;
|
|
|
+ val |= MV88E6XXX_G1_VTU_VID_VALID;
|
|
|
|
|
|
- return mv88e6xxx_g1_write(chip, GLOBAL_VTU_VID, val);
|
|
|
+ return mv88e6xxx_g1_write(chip, MV88E6XXX_G1_VTU_VID, val);
|
|
|
}
|
|
|
|
|
|
/* Offset 0x07: VTU/STU Data Register 1
|
|
@@ -134,7 +136,7 @@ static int mv88e6185_g1_vtu_data_read(struct mv88e6xxx_chip *chip,
|
|
|
u16 *reg = ®s[i];
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_read(chip, GLOBAL_VTU_DATA_0_3 + i, reg);
|
|
|
+ err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_VTU_DATA1 + i, reg);
|
|
|
if (err)
|
|
|
return err;
|
|
|
}
|
|
@@ -171,7 +173,7 @@ static int mv88e6185_g1_vtu_data_write(struct mv88e6xxx_chip *chip,
|
|
|
u16 reg = regs[i];
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_write(chip, GLOBAL_VTU_DATA_0_3 + i, reg);
|
|
|
+ err = mv88e6xxx_g1_write(chip, MV88E6XXX_G1_VTU_DATA1 + i, reg);
|
|
|
if (err)
|
|
|
return err;
|
|
|
}
|
|
@@ -189,7 +191,7 @@ static int mv88e6390_g1_vtu_data_read(struct mv88e6xxx_chip *chip, u8 *data)
|
|
|
u16 *reg = ®s[i];
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_read(chip, GLOBAL_VTU_DATA_0_3 + i, reg);
|
|
|
+ err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_VTU_DATA1 + i, reg);
|
|
|
if (err)
|
|
|
return err;
|
|
|
}
|
|
@@ -221,7 +223,7 @@ static int mv88e6390_g1_vtu_data_write(struct mv88e6xxx_chip *chip, u8 *data)
|
|
|
u16 reg = regs[i];
|
|
|
int err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_write(chip, GLOBAL_VTU_DATA_0_3 + i, reg);
|
|
|
+ err = mv88e6xxx_g1_write(chip, MV88E6XXX_G1_VTU_DATA1 + i, reg);
|
|
|
if (err)
|
|
|
return err;
|
|
|
}
|
|
@@ -240,7 +242,7 @@ static int mv88e6xxx_g1_vtu_stu_getnext(struct mv88e6xxx_chip *chip,
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
|
- err = mv88e6xxx_g1_vtu_op(chip, GLOBAL_VTU_OP_STU_GET_NEXT);
|
|
|
+ err = mv88e6xxx_g1_vtu_op(chip, MV88E6XXX_G1_VTU_OP_STU_GET_NEXT);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
@@ -295,7 +297,7 @@ static int mv88e6xxx_g1_vtu_getnext(struct mv88e6xxx_chip *chip,
|
|
|
return err;
|
|
|
}
|
|
|
|
|
|
- err = mv88e6xxx_g1_vtu_op(chip, GLOBAL_VTU_OP_VTU_GET_NEXT);
|
|
|
+ err = mv88e6xxx_g1_vtu_op(chip, MV88E6XXX_G1_VTU_OP_VTU_GET_NEXT);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
@@ -320,7 +322,7 @@ int mv88e6185_g1_vtu_getnext(struct mv88e6xxx_chip *chip,
|
|
|
/* VTU DBNum[3:0] are located in VTU Operation 3:0
|
|
|
* VTU DBNum[7:4] are located in VTU Operation 11:8
|
|
|
*/
|
|
|
- err = mv88e6xxx_g1_read(chip, GLOBAL_VTU_OP, &val);
|
|
|
+ err = mv88e6xxx_g1_read(chip, MV88E6XXX_G1_VTU_OP, &val);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
@@ -394,7 +396,7 @@ int mv88e6390_g1_vtu_getnext(struct mv88e6xxx_chip *chip,
|
|
|
int mv88e6185_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,
|
|
|
struct mv88e6xxx_vtu_entry *entry)
|
|
|
{
|
|
|
- u16 op = GLOBAL_VTU_OP_VTU_LOAD_PURGE;
|
|
|
+ u16 op = MV88E6XXX_G1_VTU_OP_VTU_LOAD_PURGE;
|
|
|
int err;
|
|
|
|
|
|
err = mv88e6xxx_g1_vtu_op_wait(chip);
|
|
@@ -444,7 +446,8 @@ int mv88e6352_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,
|
|
|
return err;
|
|
|
|
|
|
/* Load STU entry */
|
|
|
- err = mv88e6xxx_g1_vtu_op(chip, GLOBAL_VTU_OP_STU_LOAD_PURGE);
|
|
|
+ err = mv88e6xxx_g1_vtu_op(chip,
|
|
|
+ MV88E6XXX_G1_VTU_OP_STU_LOAD_PURGE);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
@@ -454,7 +457,7 @@ int mv88e6352_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,
|
|
|
}
|
|
|
|
|
|
/* Load/Purge VTU entry */
|
|
|
- return mv88e6xxx_g1_vtu_op(chip, GLOBAL_VTU_OP_VTU_LOAD_PURGE);
|
|
|
+ return mv88e6xxx_g1_vtu_op(chip, MV88E6XXX_G1_VTU_OP_VTU_LOAD_PURGE);
|
|
|
}
|
|
|
|
|
|
int mv88e6390_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,
|
|
@@ -481,7 +484,8 @@ int mv88e6390_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,
|
|
|
return err;
|
|
|
|
|
|
/* Load STU entry */
|
|
|
- err = mv88e6xxx_g1_vtu_op(chip, GLOBAL_VTU_OP_STU_LOAD_PURGE);
|
|
|
+ err = mv88e6xxx_g1_vtu_op(chip,
|
|
|
+ MV88E6XXX_G1_VTU_OP_STU_LOAD_PURGE);
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
@@ -496,7 +500,7 @@ int mv88e6390_g1_vtu_loadpurge(struct mv88e6xxx_chip *chip,
|
|
|
}
|
|
|
|
|
|
/* Load/Purge VTU entry */
|
|
|
- return mv88e6xxx_g1_vtu_op(chip, GLOBAL_VTU_OP_VTU_LOAD_PURGE);
|
|
|
+ return mv88e6xxx_g1_vtu_op(chip, MV88E6XXX_G1_VTU_OP_VTU_LOAD_PURGE);
|
|
|
}
|
|
|
|
|
|
int mv88e6xxx_g1_vtu_flush(struct mv88e6xxx_chip *chip)
|
|
@@ -507,5 +511,5 @@ int mv88e6xxx_g1_vtu_flush(struct mv88e6xxx_chip *chip)
|
|
|
if (err)
|
|
|
return err;
|
|
|
|
|
|
- return mv88e6xxx_g1_vtu_op(chip, GLOBAL_VTU_OP_FLUSH_ALL);
|
|
|
+ return mv88e6xxx_g1_vtu_op(chip, MV88E6XXX_G1_VTU_OP_FLUSH_ALL);
|
|
|
}
|