|
@@ -1548,6 +1548,7 @@ static int sdma_v4_0_set_clockgating_state(void *handle,
|
|
switch (adev->asic_type) {
|
|
switch (adev->asic_type) {
|
|
case CHIP_VEGA10:
|
|
case CHIP_VEGA10:
|
|
case CHIP_VEGA12:
|
|
case CHIP_VEGA12:
|
|
|
|
+ case CHIP_VEGA20:
|
|
case CHIP_RAVEN:
|
|
case CHIP_RAVEN:
|
|
sdma_v4_0_update_medium_grain_clock_gating(adev,
|
|
sdma_v4_0_update_medium_grain_clock_gating(adev,
|
|
state == AMD_CG_STATE_GATE ? true : false);
|
|
state == AMD_CG_STATE_GATE ? true : false);
|