|
@@ -1403,24 +1403,24 @@ static int vi_common_set_clockgating_state(void *handle,
|
|
|
switch (adev->asic_type) {
|
|
|
case CHIP_FIJI:
|
|
|
vi_update_bif_medium_grain_light_sleep(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
vi_update_hdp_medium_grain_clock_gating(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
vi_update_hdp_light_sleep(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
vi_update_rom_medium_grain_clock_gating(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
break;
|
|
|
case CHIP_CARRIZO:
|
|
|
case CHIP_STONEY:
|
|
|
vi_update_bif_medium_grain_light_sleep(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
vi_update_hdp_medium_grain_clock_gating(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
vi_update_hdp_light_sleep(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
vi_update_drm_light_sleep(adev,
|
|
|
- state == AMD_CG_STATE_GATE ? true : false);
|
|
|
+ state == AMD_CG_STATE_GATE);
|
|
|
break;
|
|
|
case CHIP_TONGA:
|
|
|
case CHIP_POLARIS10:
|