|
@@ -74,8 +74,7 @@ static int dw_pcie_ep_inbound_atu(struct dw_pcie_ep *ep, enum pci_barno bar,
|
|
u32 free_win;
|
|
u32 free_win;
|
|
struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
|
|
struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
|
|
|
|
|
|
- free_win = find_first_zero_bit(&ep->ib_window_map,
|
|
|
|
- sizeof(ep->ib_window_map));
|
|
|
|
|
|
+ free_win = find_first_zero_bit(ep->ib_window_map, ep->num_ib_windows);
|
|
if (free_win >= ep->num_ib_windows) {
|
|
if (free_win >= ep->num_ib_windows) {
|
|
dev_err(pci->dev, "no free inbound window\n");
|
|
dev_err(pci->dev, "no free inbound window\n");
|
|
return -EINVAL;
|
|
return -EINVAL;
|
|
@@ -89,7 +88,7 @@ static int dw_pcie_ep_inbound_atu(struct dw_pcie_ep *ep, enum pci_barno bar,
|
|
}
|
|
}
|
|
|
|
|
|
ep->bar_to_atu[bar] = free_win;
|
|
ep->bar_to_atu[bar] = free_win;
|
|
- set_bit(free_win, &ep->ib_window_map);
|
|
|
|
|
|
+ set_bit(free_win, ep->ib_window_map);
|
|
|
|
|
|
return 0;
|
|
return 0;
|
|
}
|
|
}
|
|
@@ -100,8 +99,7 @@ static int dw_pcie_ep_outbound_atu(struct dw_pcie_ep *ep, phys_addr_t phys_addr,
|
|
u32 free_win;
|
|
u32 free_win;
|
|
struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
|
|
struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
|
|
|
|
|
|
- free_win = find_first_zero_bit(&ep->ob_window_map,
|
|
|
|
- sizeof(ep->ob_window_map));
|
|
|
|
|
|
+ free_win = find_first_zero_bit(ep->ob_window_map, ep->num_ob_windows);
|
|
if (free_win >= ep->num_ob_windows) {
|
|
if (free_win >= ep->num_ob_windows) {
|
|
dev_err(pci->dev, "no free outbound window\n");
|
|
dev_err(pci->dev, "no free outbound window\n");
|
|
return -EINVAL;
|
|
return -EINVAL;
|
|
@@ -110,7 +108,7 @@ static int dw_pcie_ep_outbound_atu(struct dw_pcie_ep *ep, phys_addr_t phys_addr,
|
|
dw_pcie_prog_outbound_atu(pci, free_win, PCIE_ATU_TYPE_MEM,
|
|
dw_pcie_prog_outbound_atu(pci, free_win, PCIE_ATU_TYPE_MEM,
|
|
phys_addr, pci_addr, size);
|
|
phys_addr, pci_addr, size);
|
|
|
|
|
|
- set_bit(free_win, &ep->ob_window_map);
|
|
|
|
|
|
+ set_bit(free_win, ep->ob_window_map);
|
|
ep->outbound_addr[free_win] = phys_addr;
|
|
ep->outbound_addr[free_win] = phys_addr;
|
|
|
|
|
|
return 0;
|
|
return 0;
|
|
@@ -126,7 +124,7 @@ static void dw_pcie_ep_clear_bar(struct pci_epc *epc, u8 func_no,
|
|
dw_pcie_ep_reset_bar(pci, bar);
|
|
dw_pcie_ep_reset_bar(pci, bar);
|
|
|
|
|
|
dw_pcie_disable_atu(pci, atu_index, DW_PCIE_REGION_INBOUND);
|
|
dw_pcie_disable_atu(pci, atu_index, DW_PCIE_REGION_INBOUND);
|
|
- clear_bit(atu_index, &ep->ib_window_map);
|
|
|
|
|
|
+ clear_bit(atu_index, ep->ib_window_map);
|
|
}
|
|
}
|
|
|
|
|
|
static int dw_pcie_ep_set_bar(struct pci_epc *epc, u8 func_no,
|
|
static int dw_pcie_ep_set_bar(struct pci_epc *epc, u8 func_no,
|
|
@@ -184,7 +182,7 @@ static void dw_pcie_ep_unmap_addr(struct pci_epc *epc, u8 func_no,
|
|
return;
|
|
return;
|
|
|
|
|
|
dw_pcie_disable_atu(pci, atu_index, DW_PCIE_REGION_OUTBOUND);
|
|
dw_pcie_disable_atu(pci, atu_index, DW_PCIE_REGION_OUTBOUND);
|
|
- clear_bit(atu_index, &ep->ob_window_map);
|
|
|
|
|
|
+ clear_bit(atu_index, ep->ob_window_map);
|
|
}
|
|
}
|
|
|
|
|
|
static int dw_pcie_ep_map_addr(struct pci_epc *epc, u8 func_no,
|
|
static int dw_pcie_ep_map_addr(struct pci_epc *epc, u8 func_no,
|
|
@@ -207,20 +205,14 @@ static int dw_pcie_ep_map_addr(struct pci_epc *epc, u8 func_no,
|
|
static int dw_pcie_ep_get_msi(struct pci_epc *epc, u8 func_no)
|
|
static int dw_pcie_ep_get_msi(struct pci_epc *epc, u8 func_no)
|
|
{
|
|
{
|
|
int val;
|
|
int val;
|
|
- u32 lower_addr;
|
|
|
|
- u32 upper_addr;
|
|
|
|
struct dw_pcie_ep *ep = epc_get_drvdata(epc);
|
|
struct dw_pcie_ep *ep = epc_get_drvdata(epc);
|
|
struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
|
|
struct dw_pcie *pci = to_dw_pcie_from_ep(ep);
|
|
|
|
|
|
- val = dw_pcie_readb_dbi(pci, MSI_MESSAGE_CONTROL);
|
|
|
|
- val = (val & MSI_CAP_MME_MASK) >> MSI_CAP_MME_SHIFT;
|
|
|
|
-
|
|
|
|
- lower_addr = dw_pcie_readl_dbi(pci, MSI_MESSAGE_ADDR_L32);
|
|
|
|
- upper_addr = dw_pcie_readl_dbi(pci, MSI_MESSAGE_ADDR_U32);
|
|
|
|
-
|
|
|
|
- if (!(lower_addr || upper_addr))
|
|
|
|
|
|
+ val = dw_pcie_readw_dbi(pci, MSI_MESSAGE_CONTROL);
|
|
|
|
+ if (!(val & MSI_CAP_MSI_EN_MASK))
|
|
return -EINVAL;
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
+ val = (val & MSI_CAP_MME_MASK) >> MSI_CAP_MME_SHIFT;
|
|
return val;
|
|
return val;
|
|
}
|
|
}
|
|
|
|
|
|
@@ -350,12 +342,32 @@ int dw_pcie_ep_init(struct dw_pcie_ep *ep)
|
|
dev_err(dev, "unable to read *num-ib-windows* property\n");
|
|
dev_err(dev, "unable to read *num-ib-windows* property\n");
|
|
return ret;
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
+ if (ep->num_ib_windows > MAX_IATU_IN) {
|
|
|
|
+ dev_err(dev, "invalid *num-ib-windows*\n");
|
|
|
|
+ return -EINVAL;
|
|
|
|
+ }
|
|
|
|
|
|
ret = of_property_read_u32(np, "num-ob-windows", &ep->num_ob_windows);
|
|
ret = of_property_read_u32(np, "num-ob-windows", &ep->num_ob_windows);
|
|
if (ret < 0) {
|
|
if (ret < 0) {
|
|
dev_err(dev, "unable to read *num-ob-windows* property\n");
|
|
dev_err(dev, "unable to read *num-ob-windows* property\n");
|
|
return ret;
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
+ if (ep->num_ob_windows > MAX_IATU_OUT) {
|
|
|
|
+ dev_err(dev, "invalid *num-ob-windows*\n");
|
|
|
|
+ return -EINVAL;
|
|
|
|
+ }
|
|
|
|
+
|
|
|
|
+ ep->ib_window_map = devm_kzalloc(dev, sizeof(long) *
|
|
|
|
+ BITS_TO_LONGS(ep->num_ib_windows),
|
|
|
|
+ GFP_KERNEL);
|
|
|
|
+ if (!ep->ib_window_map)
|
|
|
|
+ return -ENOMEM;
|
|
|
|
+
|
|
|
|
+ ep->ob_window_map = devm_kzalloc(dev, sizeof(long) *
|
|
|
|
+ BITS_TO_LONGS(ep->num_ob_windows),
|
|
|
|
+ GFP_KERNEL);
|
|
|
|
+ if (!ep->ob_window_map)
|
|
|
|
+ return -ENOMEM;
|
|
|
|
|
|
addr = devm_kzalloc(dev, sizeof(phys_addr_t) * ep->num_ob_windows,
|
|
addr = devm_kzalloc(dev, sizeof(phys_addr_t) * ep->num_ob_windows,
|
|
GFP_KERNEL);
|
|
GFP_KERNEL);
|