Quellcode durchsuchen

clk: rockchip: add missing include guards

Review for the rk3368 turned up that the clock header was missing include
guards. This is also true for the already existing clock binding headers,
so add them.

Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Heiko Stuebner vor 10 Jahren
Ursprung
Commit
7c8f03d5f2

+ 5 - 0
include/dt-bindings/clock/rk3066a-cru.h

@@ -13,6 +13,9 @@
  * GNU General Public License for more details.
  * GNU General Public License for more details.
  */
  */
 
 
+#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3066A_H
+#define _DT_BINDINGS_CLK_ROCKCHIP_RK3066A_H
+
 #include <dt-bindings/clock/rk3188-cru-common.h>
 #include <dt-bindings/clock/rk3188-cru-common.h>
 
 
 /* soft-reset indices */
 /* soft-reset indices */
@@ -33,3 +36,5 @@
 #define SRST_HDMI		96
 #define SRST_HDMI		96
 #define SRST_HDMI_APB		97
 #define SRST_HDMI_APB		97
 #define SRST_CIF1		111
 #define SRST_CIF1		111
+
+#endif

+ 5 - 0
include/dt-bindings/clock/rk3188-cru-common.h

@@ -13,6 +13,9 @@
  * GNU General Public License for more details.
  * GNU General Public License for more details.
  */
  */
 
 
+#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3188_COMMON_H
+#define _DT_BINDINGS_CLK_ROCKCHIP_RK3188_COMMON_H
+
 /* core clocks from */
 /* core clocks from */
 #define PLL_APLL		1
 #define PLL_APLL		1
 #define PLL_DPLL		2
 #define PLL_DPLL		2
@@ -248,3 +251,5 @@
 #define SRST_PTM1_ATB		141
 #define SRST_PTM1_ATB		141
 #define SRST_CTM		142
 #define SRST_CTM		142
 #define SRST_TS			143
 #define SRST_TS			143
+
+#endif

+ 5 - 0
include/dt-bindings/clock/rk3188-cru.h

@@ -13,6 +13,9 @@
  * GNU General Public License for more details.
  * GNU General Public License for more details.
  */
  */
 
 
+#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3188_H
+#define _DT_BINDINGS_CLK_ROCKCHIP_RK3188_H
+
 #include <dt-bindings/clock/rk3188-cru-common.h>
 #include <dt-bindings/clock/rk3188-cru-common.h>
 
 
 /* soft-reset indices */
 /* soft-reset indices */
@@ -49,3 +52,5 @@
 #define SRST_GPU_BRIDGE		121
 #define SRST_GPU_BRIDGE		121
 #define SRST_CTI3		123
 #define SRST_CTI3		123
 #define SRST_CTI3_APB		124
 #define SRST_CTI3_APB		124
+
+#endif

+ 5 - 0
include/dt-bindings/clock/rk3288-cru.h

@@ -13,6 +13,9 @@
  * GNU General Public License for more details.
  * GNU General Public License for more details.
  */
  */
 
 
+#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3288_H
+#define _DT_BINDINGS_CLK_ROCKCHIP_RK3288_H
+
 /* core clocks */
 /* core clocks */
 #define PLL_APLL		1
 #define PLL_APLL		1
 #define PLL_DPLL		2
 #define PLL_DPLL		2
@@ -376,3 +379,5 @@
 #define SRST_TSP_CLKIN0		189
 #define SRST_TSP_CLKIN0		189
 #define SRST_TSP_CLKIN1		190
 #define SRST_TSP_CLKIN1		190
 #define SRST_TSP_27M		191
 #define SRST_TSP_27M		191
+
+#endif