|
@@ -379,13 +379,12 @@ static void iwl_pcie_rxq_free_rbs(struct iwl_trans *trans)
|
|
|
static void iwl_pcie_rx_replenish(struct iwl_trans *trans)
|
|
|
{
|
|
|
struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
|
|
|
- unsigned long flags;
|
|
|
|
|
|
iwl_pcie_rxq_alloc_rbs(trans, GFP_KERNEL);
|
|
|
|
|
|
- spin_lock_irqsave(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_lock(&trans_pcie->irq_lock);
|
|
|
iwl_pcie_rxq_restock(trans);
|
|
|
- spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_unlock(&trans_pcie->irq_lock);
|
|
|
}
|
|
|
|
|
|
static void iwl_pcie_rx_replenish_now(struct iwl_trans *trans)
|
|
@@ -541,10 +540,10 @@ int iwl_pcie_rx_init(struct iwl_trans *trans)
|
|
|
|
|
|
iwl_pcie_rx_hw_init(trans, rxq);
|
|
|
|
|
|
- spin_lock_irqsave(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_lock(&trans_pcie->irq_lock);
|
|
|
rxq->need_update = 1;
|
|
|
iwl_pcie_rxq_inc_wr_ptr(trans, rxq);
|
|
|
- spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_unlock(&trans_pcie->irq_lock);
|
|
|
|
|
|
return 0;
|
|
|
}
|
|
@@ -895,12 +894,11 @@ irqreturn_t iwl_pcie_irq_handler(int irq, void *dev_id)
|
|
|
struct isr_statistics *isr_stats = &trans_pcie->isr_stats;
|
|
|
u32 inta = 0;
|
|
|
u32 handled = 0;
|
|
|
- unsigned long flags;
|
|
|
u32 i;
|
|
|
|
|
|
lock_map_acquire(&trans->sync_cmd_lockdep_map);
|
|
|
|
|
|
- spin_lock_irqsave(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_lock(&trans_pcie->irq_lock);
|
|
|
|
|
|
/* dram interrupt table not set yet,
|
|
|
* use legacy interrupt.
|
|
@@ -937,7 +935,7 @@ irqreturn_t iwl_pcie_irq_handler(int irq, void *dev_id)
|
|
|
*/
|
|
|
if (test_bit(STATUS_INT_ENABLED, &trans->status))
|
|
|
iwl_enable_interrupts(trans);
|
|
|
- spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_unlock(&trans_pcie->irq_lock);
|
|
|
lock_map_release(&trans->sync_cmd_lockdep_map);
|
|
|
return IRQ_NONE;
|
|
|
}
|
|
@@ -948,7 +946,7 @@ irqreturn_t iwl_pcie_irq_handler(int irq, void *dev_id)
|
|
|
* already raised an interrupt.
|
|
|
*/
|
|
|
IWL_WARN(trans, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
|
|
|
- spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_unlock(&trans_pcie->irq_lock);
|
|
|
goto out;
|
|
|
}
|
|
|
|
|
@@ -969,7 +967,7 @@ irqreturn_t iwl_pcie_irq_handler(int irq, void *dev_id)
|
|
|
IWL_DEBUG_ISR(trans, "inta 0x%08x, enabled 0x%08x\n",
|
|
|
inta, iwl_read32(trans, CSR_INT_MASK));
|
|
|
|
|
|
- spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_unlock(&trans_pcie->irq_lock);
|
|
|
|
|
|
/* Now service all interrupt bits discovered above. */
|
|
|
if (inta & CSR_INT_BIT_HW_ERR) {
|
|
@@ -1194,12 +1192,11 @@ void iwl_pcie_reset_ict(struct iwl_trans *trans)
|
|
|
{
|
|
|
struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
|
|
|
u32 val;
|
|
|
- unsigned long flags;
|
|
|
|
|
|
if (!trans_pcie->ict_tbl)
|
|
|
return;
|
|
|
|
|
|
- spin_lock_irqsave(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_lock(&trans_pcie->irq_lock);
|
|
|
iwl_disable_interrupts(trans);
|
|
|
|
|
|
memset(trans_pcie->ict_tbl, 0, ICT_SIZE);
|
|
@@ -1216,18 +1213,17 @@ void iwl_pcie_reset_ict(struct iwl_trans *trans)
|
|
|
trans_pcie->ict_index = 0;
|
|
|
iwl_write32(trans, CSR_INT, trans_pcie->inta_mask);
|
|
|
iwl_enable_interrupts(trans);
|
|
|
- spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_unlock(&trans_pcie->irq_lock);
|
|
|
}
|
|
|
|
|
|
/* Device is going down disable ict interrupt usage */
|
|
|
void iwl_pcie_disable_ict(struct iwl_trans *trans)
|
|
|
{
|
|
|
struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
|
|
|
- unsigned long flags;
|
|
|
|
|
|
- spin_lock_irqsave(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_lock(&trans_pcie->irq_lock);
|
|
|
trans_pcie->use_ict = false;
|
|
|
- spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
|
|
|
+ spin_unlock(&trans_pcie->irq_lock);
|
|
|
}
|
|
|
|
|
|
irqreturn_t iwl_pcie_isr(int irq, void *data)
|