|
@@ -773,6 +773,7 @@ static int gic_shared_irq_domain_map(struct irq_domain *d, unsigned int virq,
|
|
{
|
|
{
|
|
int intr = GIC_HWIRQ_TO_SHARED(hw);
|
|
int intr = GIC_HWIRQ_TO_SHARED(hw);
|
|
unsigned long flags;
|
|
unsigned long flags;
|
|
|
|
+ int i;
|
|
|
|
|
|
irq_set_chip_and_handler(virq, &gic_level_irq_controller,
|
|
irq_set_chip_and_handler(virq, &gic_level_irq_controller,
|
|
handle_level_irq);
|
|
handle_level_irq);
|
|
@@ -780,6 +781,8 @@ static int gic_shared_irq_domain_map(struct irq_domain *d, unsigned int virq,
|
|
spin_lock_irqsave(&gic_lock, flags);
|
|
spin_lock_irqsave(&gic_lock, flags);
|
|
gic_map_to_pin(intr, gic_cpu_pin);
|
|
gic_map_to_pin(intr, gic_cpu_pin);
|
|
gic_map_to_vpe(intr, vpe);
|
|
gic_map_to_vpe(intr, vpe);
|
|
|
|
+ for (i = 0; i < gic_vpes; i++)
|
|
|
|
+ clear_bit(intr, pcpu_masks[i].pcpu_mask);
|
|
set_bit(intr, pcpu_masks[vpe].pcpu_mask);
|
|
set_bit(intr, pcpu_masks[vpe].pcpu_mask);
|
|
spin_unlock_irqrestore(&gic_lock, flags);
|
|
spin_unlock_irqrestore(&gic_lock, flags);
|
|
|
|
|