|
@@ -302,7 +302,6 @@
|
|
|
#define OSC_CLK_FORCE_CONTROL (0x8)
|
|
|
|
|
|
#define FH_UCODE_LOAD_STATUS (0x1AF0)
|
|
|
-#define CSR_UCODE_LOAD_STATUS_ADDR (0x1E70)
|
|
|
|
|
|
/*
|
|
|
* Replacing FH_UCODE_LOAD_STATUS
|
|
@@ -311,21 +310,9 @@
|
|
|
*/
|
|
|
#define UREG_UCODE_LOAD_STATUS (0xa05c40)
|
|
|
|
|
|
-enum secure_load_status_reg {
|
|
|
- LMPM_CPU_UCODE_LOADING_STARTED = 0x00000001,
|
|
|
- LMPM_CPU_HDRS_LOADING_COMPLETED = 0x00000003,
|
|
|
- LMPM_CPU_UCODE_LOADING_COMPLETED = 0x00000007,
|
|
|
- LMPM_CPU_STATUS_NUM_OF_LAST_COMPLETED = 0x000000F8,
|
|
|
- LMPM_CPU_STATUS_NUM_OF_LAST_LOADED_BLOCK = 0x0000FF00,
|
|
|
-};
|
|
|
-
|
|
|
-#define LMPM_SECURE_INSPECTOR_CODE_ADDR (0x1E38)
|
|
|
-#define LMPM_SECURE_INSPECTOR_DATA_ADDR (0x1E3C)
|
|
|
#define LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR (0x1E78)
|
|
|
#define LMPM_SECURE_UCODE_LOAD_CPU2_HDR_ADDR (0x1E7C)
|
|
|
|
|
|
-#define LMPM_SECURE_INSPECTOR_CODE_MEM_SPACE (0x400000)
|
|
|
-#define LMPM_SECURE_INSPECTOR_DATA_MEM_SPACE (0x402000)
|
|
|
#define LMPM_SECURE_CPU1_HDR_MEM_SPACE (0x420000)
|
|
|
#define LMPM_SECURE_CPU2_HDR_MEM_SPACE (0x420400)
|
|
|
|