|
@@ -141,5 +141,30 @@
|
|
|
<0x1d40000 0x40000>; /* GICR */
|
|
|
};
|
|
|
};
|
|
|
+
|
|
|
+ pcie0: pcie@d0070000 {
|
|
|
+ compatible = "marvell,armada-3700-pcie";
|
|
|
+ device_type = "pci";
|
|
|
+ status = "disabled";
|
|
|
+ reg = <0 0xd0070000 0 0x20000>;
|
|
|
+ #address-cells = <3>;
|
|
|
+ #size-cells = <2>;
|
|
|
+ bus-range = <0x00 0xff>;
|
|
|
+ interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ #interrupt-cells = <1>;
|
|
|
+ msi-parent = <&pcie0>;
|
|
|
+ msi-controller;
|
|
|
+ ranges = <0x82000000 0 0xe8000000 0 0xe8000000 0 0x1000000 /* Port 0 MEM */
|
|
|
+ 0x81000000 0 0xe9000000 0 0xe9000000 0 0x10000>; /* Port 0 IO*/
|
|
|
+ interrupt-map-mask = <0 0 0 7>;
|
|
|
+ interrupt-map = <0 0 0 1 &pcie_intc 0>,
|
|
|
+ <0 0 0 2 &pcie_intc 1>,
|
|
|
+ <0 0 0 3 &pcie_intc 2>,
|
|
|
+ <0 0 0 4 &pcie_intc 3>;
|
|
|
+ pcie_intc: interrupt-controller {
|
|
|
+ interrupt-controller;
|
|
|
+ #interrupt-cells = <1>;
|
|
|
+ };
|
|
|
+ };
|
|
|
};
|
|
|
};
|