|
@@ -54,7 +54,7 @@
|
|
#define DW_MCI_DMA_THRESHOLD 16
|
|
#define DW_MCI_DMA_THRESHOLD 16
|
|
|
|
|
|
#define DW_MCI_FREQ_MAX 200000000 /* unit: HZ */
|
|
#define DW_MCI_FREQ_MAX 200000000 /* unit: HZ */
|
|
-#define DW_MCI_FREQ_MIN 400000 /* unit: HZ */
|
|
|
|
|
|
+#define DW_MCI_FREQ_MIN 100000 /* unit: HZ */
|
|
|
|
|
|
#define IDMAC_INT_CLR (SDMMC_IDMAC_INT_AI | SDMMC_IDMAC_INT_NI | \
|
|
#define IDMAC_INT_CLR (SDMMC_IDMAC_INT_AI | SDMMC_IDMAC_INT_NI | \
|
|
SDMMC_IDMAC_INT_CES | SDMMC_IDMAC_INT_DU | \
|
|
SDMMC_IDMAC_INT_CES | SDMMC_IDMAC_INT_DU | \
|