|
@@ -1149,7 +1149,7 @@ void intel_dsi_init(struct drm_device *dev)
|
|
DRM_DEBUG_KMS("\n");
|
|
DRM_DEBUG_KMS("\n");
|
|
|
|
|
|
/* There is no detection method for MIPI so rely on VBT */
|
|
/* There is no detection method for MIPI so rely on VBT */
|
|
- if (!dev_priv->vbt.has_mipi)
|
|
|
|
|
|
+ if (!intel_bios_is_dsi_present(dev_priv, &port))
|
|
return;
|
|
return;
|
|
|
|
|
|
if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) {
|
|
if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) {
|
|
@@ -1190,16 +1190,15 @@ void intel_dsi_init(struct drm_device *dev)
|
|
intel_connector->unregister = intel_connector_unregister;
|
|
intel_connector->unregister = intel_connector_unregister;
|
|
|
|
|
|
/* Pipe A maps to MIPI DSI port A, pipe B maps to MIPI DSI port C */
|
|
/* Pipe A maps to MIPI DSI port A, pipe B maps to MIPI DSI port C */
|
|
- if (dev_priv->vbt.dsi.port == DVO_PORT_MIPIA) {
|
|
|
|
- intel_encoder->crtc_mask = (1 << PIPE_A);
|
|
|
|
- intel_dsi->ports = (1 << PORT_A);
|
|
|
|
- } else if (dev_priv->vbt.dsi.port == DVO_PORT_MIPIC) {
|
|
|
|
- intel_encoder->crtc_mask = (1 << PIPE_B);
|
|
|
|
- intel_dsi->ports = (1 << PORT_C);
|
|
|
|
- }
|
|
|
|
|
|
+ if (port == PORT_A)
|
|
|
|
+ intel_encoder->crtc_mask = 1 << PIPE_A;
|
|
|
|
+ else
|
|
|
|
+ intel_encoder->crtc_mask = 1 << PIPE_B;
|
|
|
|
|
|
if (dev_priv->vbt.dsi.config->dual_link)
|
|
if (dev_priv->vbt.dsi.config->dual_link)
|
|
- intel_dsi->ports = ((1 << PORT_A) | (1 << PORT_C));
|
|
|
|
|
|
+ intel_dsi->ports = (1 << PORT_A) | (1 << PORT_C);
|
|
|
|
+ else
|
|
|
|
+ intel_dsi->ports = 1 << port;
|
|
|
|
|
|
/* Create a DSI host (and a device) for each port. */
|
|
/* Create a DSI host (and a device) for each port. */
|
|
for_each_dsi_port(port, intel_dsi->ports) {
|
|
for_each_dsi_port(port, intel_dsi->ports) {
|