|
@@ -42,25 +42,12 @@
|
|
#define BW_AUTO_SWITCH_HIGH_LOW 25
|
|
#define BW_AUTO_SWITCH_HIGH_LOW 25
|
|
#define BW_AUTO_SWITCH_LOW_HIGH 30
|
|
#define BW_AUTO_SWITCH_LOW_HIGH 30
|
|
|
|
|
|
-#define DM_DIG_THRESH_HIGH 40
|
|
|
|
-#define DM_DIG_THRESH_LOW 35
|
|
|
|
-
|
|
|
|
-#define DM_FALSEALARM_THRESH_LOW 400
|
|
|
|
-#define DM_FALSEALARM_THRESH_HIGH 1000
|
|
|
|
-
|
|
|
|
-#define DM_DIG_MAX 0x3e
|
|
|
|
-#define DM_DIG_MIN 0x1e
|
|
|
|
-
|
|
|
|
#define DM_DIG_FA_UPPER 0x32
|
|
#define DM_DIG_FA_UPPER 0x32
|
|
#define DM_DIG_FA_LOWER 0x20
|
|
#define DM_DIG_FA_LOWER 0x20
|
|
#define DM_DIG_FA_TH0 0x20
|
|
#define DM_DIG_FA_TH0 0x20
|
|
#define DM_DIG_FA_TH1 0x100
|
|
#define DM_DIG_FA_TH1 0x100
|
|
#define DM_DIG_FA_TH2 0x200
|
|
#define DM_DIG_FA_TH2 0x200
|
|
|
|
|
|
-#define DM_DIG_BACKOFF_MAX 12
|
|
|
|
-#define DM_DIG_BACKOFF_MIN -4
|
|
|
|
-#define DM_DIG_BACKOFF_DEFAULT 10
|
|
|
|
-
|
|
|
|
#define RXPATHSELECTION_SS_TH_LOW 30
|
|
#define RXPATHSELECTION_SS_TH_LOW 30
|
|
#define RXPATHSELECTION_DIFF_TH 18
|
|
#define RXPATHSELECTION_DIFF_TH 18
|
|
|
|
|
|
@@ -142,15 +129,6 @@ enum dm_dig_ext_port_alg_e {
|
|
DIG_EXT_PORT_STAGE_MAX = 4,
|
|
DIG_EXT_PORT_STAGE_MAX = 4,
|
|
};
|
|
};
|
|
|
|
|
|
-enum dm_dig_connect_e {
|
|
|
|
- DIG_STA_DISCONNECT = 0,
|
|
|
|
- DIG_STA_CONNECT = 1,
|
|
|
|
- DIG_STA_BEFORE_CONNECT = 2,
|
|
|
|
- DIG_MULTISTA_DISCONNECT = 3,
|
|
|
|
- DIG_MULTISTA_CONNECT = 4,
|
|
|
|
- DIG_CONNECT_MAX
|
|
|
|
-};
|
|
|
|
-
|
|
|
|
#define BT_RSSI_STATE_NORMAL_POWER BIT_OFFSET_LEN_MASK_32(0, 1)
|
|
#define BT_RSSI_STATE_NORMAL_POWER BIT_OFFSET_LEN_MASK_32(0, 1)
|
|
#define BT_RSSI_STATE_AMDPU_OFF BIT_OFFSET_LEN_MASK_32(1, 1)
|
|
#define BT_RSSI_STATE_AMDPU_OFF BIT_OFFSET_LEN_MASK_32(1, 1)
|
|
#define BT_RSSI_STATE_SPECIAL_LOW BIT_OFFSET_LEN_MASK_32(2, 1)
|
|
#define BT_RSSI_STATE_SPECIAL_LOW BIT_OFFSET_LEN_MASK_32(2, 1)
|