|
@@ -93,9 +93,6 @@ static inline int is_vsmp_box(void)
|
|
|
return 0;
|
|
|
}
|
|
|
#endif
|
|
|
-extern void xapic_wait_icr_idle(void);
|
|
|
-extern u32 safe_xapic_wait_icr_idle(void);
|
|
|
-extern void xapic_icr_write(u32, u32);
|
|
|
extern int setup_profiling_timer(unsigned int);
|
|
|
|
|
|
static inline void native_apic_mem_write(u32 reg, u32 v)
|
|
@@ -184,7 +181,6 @@ extern int x2apic_phys;
|
|
|
extern int x2apic_preenabled;
|
|
|
extern void check_x2apic(void);
|
|
|
extern void enable_x2apic(void);
|
|
|
-extern void x2apic_icr_write(u32 low, u32 id);
|
|
|
static inline int x2apic_enabled(void)
|
|
|
{
|
|
|
u64 msr;
|
|
@@ -221,7 +217,6 @@ static inline void x2apic_force_phys(void)
|
|
|
{
|
|
|
}
|
|
|
|
|
|
-#define nox2apic 0
|
|
|
#define x2apic_preenabled 0
|
|
|
#define x2apic_supported() 0
|
|
|
#endif
|
|
@@ -351,7 +346,7 @@ struct apic {
|
|
|
int trampoline_phys_low;
|
|
|
int trampoline_phys_high;
|
|
|
|
|
|
- void (*wait_for_init_deassert)(atomic_t *deassert);
|
|
|
+ bool wait_for_init_deassert;
|
|
|
void (*smp_callin_clear_local_apic)(void);
|
|
|
void (*inquire_remote_apic)(int apicid);
|
|
|
|
|
@@ -517,13 +512,6 @@ extern int default_cpu_present_to_apicid(int mps_cpu);
|
|
|
extern int default_check_phys_apicid_present(int phys_apicid);
|
|
|
#endif
|
|
|
|
|
|
-static inline void default_wait_for_init_deassert(atomic_t *deassert)
|
|
|
-{
|
|
|
- while (!atomic_read(deassert))
|
|
|
- cpu_relax();
|
|
|
- return;
|
|
|
-}
|
|
|
-
|
|
|
extern void generic_bigsmp_probe(void);
|
|
|
|
|
|
|