|
@@ -83,6 +83,8 @@
|
|
|
#define ARM_CPU_PART_CORTEX_A53 0xD03
|
|
|
#define ARM_CPU_PART_CORTEX_A73 0xD09
|
|
|
#define ARM_CPU_PART_CORTEX_A75 0xD0A
|
|
|
+#define ARM_CPU_PART_CORTEX_A35 0xD04
|
|
|
+#define ARM_CPU_PART_CORTEX_A55 0xD05
|
|
|
|
|
|
#define APM_CPU_PART_POTENZA 0x000
|
|
|
|
|
@@ -102,6 +104,8 @@
|
|
|
#define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72)
|
|
|
#define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A73)
|
|
|
#define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A75)
|
|
|
+#define MIDR_CORTEX_A35 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A35)
|
|
|
+#define MIDR_CORTEX_A55 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A55)
|
|
|
#define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX)
|
|
|
#define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX)
|
|
|
#define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX)
|