|
@@ -38,7 +38,7 @@
|
|
|
#define CYGNUS_GPIO_DATA_IN_OFFSET 0x00
|
|
|
#define CYGNUS_GPIO_DATA_OUT_OFFSET 0x04
|
|
|
#define CYGNUS_GPIO_OUT_EN_OFFSET 0x08
|
|
|
-#define CYGNUS_GPIO_IN_TYPE_OFFSET 0x0c
|
|
|
+#define CYGNUS_GPIO_INT_TYPE_OFFSET 0x0c
|
|
|
#define CYGNUS_GPIO_INT_DE_OFFSET 0x10
|
|
|
#define CYGNUS_GPIO_INT_EDGE_OFFSET 0x14
|
|
|
#define CYGNUS_GPIO_INT_MSK_OFFSET 0x18
|
|
@@ -264,7 +264,7 @@ static int cygnus_gpio_irq_set_type(struct irq_data *d, unsigned int type)
|
|
|
}
|
|
|
|
|
|
spin_lock_irqsave(&chip->lock, flags);
|
|
|
- cygnus_set_bit(chip, CYGNUS_GPIO_IN_TYPE_OFFSET, gpio,
|
|
|
+ cygnus_set_bit(chip, CYGNUS_GPIO_INT_TYPE_OFFSET, gpio,
|
|
|
level_triggered);
|
|
|
cygnus_set_bit(chip, CYGNUS_GPIO_INT_DE_OFFSET, gpio, dual_edge);
|
|
|
cygnus_set_bit(chip, CYGNUS_GPIO_INT_EDGE_OFFSET, gpio,
|