|
@@ -734,9 +734,9 @@ static int i2c_imx_dma_read(struct imx_i2c_struct *i2c_imx,
|
|
|
* the first read operation, otherwise the first read cost
|
|
|
* one extra clock cycle.
|
|
|
*/
|
|
|
- temp = readb(i2c_imx->base + IMX_I2C_I2CR);
|
|
|
+ temp = imx_i2c_read_reg(i2c_imx, IMX_I2C_I2CR);
|
|
|
temp |= I2CR_MTX;
|
|
|
- writeb(temp, i2c_imx->base + IMX_I2C_I2CR);
|
|
|
+ imx_i2c_write_reg(temp, i2c_imx, IMX_I2C_I2CR);
|
|
|
}
|
|
|
msgs->buf[msgs->len-1] = imx_i2c_read_reg(i2c_imx, IMX_I2C_I2DR);
|
|
|
|
|
@@ -857,9 +857,9 @@ static int i2c_imx_read(struct imx_i2c_struct *i2c_imx, struct i2c_msg *msgs, bo
|
|
|
* the first read operation, otherwise the first read cost
|
|
|
* one extra clock cycle.
|
|
|
*/
|
|
|
- temp = readb(i2c_imx->base + IMX_I2C_I2CR);
|
|
|
+ temp = imx_i2c_read_reg(i2c_imx, IMX_I2C_I2CR);
|
|
|
temp |= I2CR_MTX;
|
|
|
- writeb(temp, i2c_imx->base + IMX_I2C_I2CR);
|
|
|
+ imx_i2c_write_reg(temp, i2c_imx, IMX_I2C_I2CR);
|
|
|
}
|
|
|
} else if (i == (msgs->len - 2)) {
|
|
|
dev_dbg(&i2c_imx->adapter.dev,
|