|
@@ -483,7 +483,7 @@ static int tsi148_irq_generate(struct vme_bridge *tsi148_bridge, int level,
|
|
|
* Find the first error in this address range
|
|
|
*/
|
|
|
static struct vme_bus_error *tsi148_find_error(struct vme_bridge *tsi148_bridge,
|
|
|
- vme_address_t aspace, unsigned long long address, size_t count)
|
|
|
+ u32 aspace, unsigned long long address, size_t count)
|
|
|
{
|
|
|
struct list_head *err_pos;
|
|
|
struct vme_bus_error *vme_err, *valid = NULL;
|
|
@@ -517,7 +517,7 @@ static struct vme_bus_error *tsi148_find_error(struct vme_bridge *tsi148_bridge,
|
|
|
* Clear errors in the provided address range.
|
|
|
*/
|
|
|
static void tsi148_clear_errors(struct vme_bridge *tsi148_bridge,
|
|
|
- vme_address_t aspace, unsigned long long address, size_t count)
|
|
|
+ u32 aspace, unsigned long long address, size_t count)
|
|
|
{
|
|
|
struct list_head *err_pos, *temp;
|
|
|
struct vme_bus_error *vme_err;
|
|
@@ -551,7 +551,7 @@ static void tsi148_clear_errors(struct vme_bridge *tsi148_bridge,
|
|
|
*/
|
|
|
static int tsi148_slave_set(struct vme_slave_resource *image, int enabled,
|
|
|
unsigned long long vme_base, unsigned long long size,
|
|
|
- dma_addr_t pci_base, vme_address_t aspace, vme_cycle_t cycle)
|
|
|
+ dma_addr_t pci_base, u32 aspace, u32 cycle)
|
|
|
{
|
|
|
unsigned int i, addr = 0, granularity = 0;
|
|
|
unsigned int temp_ctl = 0;
|
|
@@ -701,7 +701,7 @@ static int tsi148_slave_set(struct vme_slave_resource *image, int enabled,
|
|
|
*/
|
|
|
static int tsi148_slave_get(struct vme_slave_resource *image, int *enabled,
|
|
|
unsigned long long *vme_base, unsigned long long *size,
|
|
|
- dma_addr_t *pci_base, vme_address_t *aspace, vme_cycle_t *cycle)
|
|
|
+ dma_addr_t *pci_base, u32 *aspace, u32 *cycle)
|
|
|
{
|
|
|
unsigned int i, granularity = 0, ctl = 0;
|
|
|
unsigned int vme_base_low, vme_base_high;
|
|
@@ -893,8 +893,8 @@ static void tsi148_free_resource(struct vme_master_resource *image)
|
|
|
* Set the attributes of an outbound window.
|
|
|
*/
|
|
|
static int tsi148_master_set(struct vme_master_resource *image, int enabled,
|
|
|
- unsigned long long vme_base, unsigned long long size,
|
|
|
- vme_address_t aspace, vme_cycle_t cycle, vme_width_t dwidth)
|
|
|
+ unsigned long long vme_base, unsigned long long size, u32 aspace,
|
|
|
+ u32 cycle, u32 dwidth)
|
|
|
{
|
|
|
int retval = 0;
|
|
|
unsigned int i;
|
|
@@ -1129,8 +1129,8 @@ err_window:
|
|
|
* XXX Not parsing prefetch information.
|
|
|
*/
|
|
|
static int __tsi148_master_get(struct vme_master_resource *image, int *enabled,
|
|
|
- unsigned long long *vme_base, unsigned long long *size,
|
|
|
- vme_address_t *aspace, vme_cycle_t *cycle, vme_width_t *dwidth)
|
|
|
+ unsigned long long *vme_base, unsigned long long *size, u32 *aspace,
|
|
|
+ u32 *cycle, u32 *dwidth)
|
|
|
{
|
|
|
unsigned int i, ctl;
|
|
|
unsigned int pci_base_low, pci_base_high;
|
|
@@ -1239,8 +1239,8 @@ static int __tsi148_master_get(struct vme_master_resource *image, int *enabled,
|
|
|
|
|
|
|
|
|
static int tsi148_master_get(struct vme_master_resource *image, int *enabled,
|
|
|
- unsigned long long *vme_base, unsigned long long *size,
|
|
|
- vme_address_t *aspace, vme_cycle_t *cycle, vme_width_t *dwidth)
|
|
|
+ unsigned long long *vme_base, unsigned long long *size, u32 *aspace,
|
|
|
+ u32 *cycle, u32 *dwidth)
|
|
|
{
|
|
|
int retval;
|
|
|
|
|
@@ -1259,9 +1259,7 @@ static ssize_t tsi148_master_read(struct vme_master_resource *image, void *buf,
|
|
|
{
|
|
|
int retval, enabled;
|
|
|
unsigned long long vme_base, size;
|
|
|
- vme_address_t aspace;
|
|
|
- vme_cycle_t cycle;
|
|
|
- vme_width_t dwidth;
|
|
|
+ u32 aspace, cycle, dwidth;
|
|
|
struct vme_bus_error *vme_err = NULL;
|
|
|
struct vme_bridge *tsi148_bridge;
|
|
|
|
|
@@ -1301,9 +1299,7 @@ static ssize_t tsi148_master_write(struct vme_master_resource *image, void *buf,
|
|
|
{
|
|
|
int retval = 0, enabled;
|
|
|
unsigned long long vme_base, size;
|
|
|
- vme_address_t aspace;
|
|
|
- vme_cycle_t cycle;
|
|
|
- vme_width_t dwidth;
|
|
|
+ u32 aspace, cycle, dwidth;
|
|
|
|
|
|
struct vme_bus_error *vme_err = NULL;
|
|
|
struct vme_bridge *tsi148_bridge;
|
|
@@ -1420,7 +1416,7 @@ static unsigned int tsi148_master_rmw(struct vme_master_resource *image,
|
|
|
}
|
|
|
|
|
|
static int tsi148_dma_set_vme_src_attributes(struct device *dev, u32 *attr,
|
|
|
- vme_address_t aspace, vme_cycle_t cycle, vme_width_t dwidth)
|
|
|
+ u32 aspace, u32 cycle, u32 dwidth)
|
|
|
{
|
|
|
/* Setup 2eSST speeds */
|
|
|
switch (cycle & (VME_2eSST160 | VME_2eSST267 | VME_2eSST320)) {
|
|
@@ -1514,7 +1510,7 @@ static int tsi148_dma_set_vme_src_attributes(struct device *dev, u32 *attr,
|
|
|
}
|
|
|
|
|
|
static int tsi148_dma_set_vme_dest_attributes(struct device *dev, u32 *attr,
|
|
|
- vme_address_t aspace, vme_cycle_t cycle, vme_width_t dwidth)
|
|
|
+ u32 aspace, u32 cycle, u32 dwidth)
|
|
|
{
|
|
|
/* Setup 2eSST speeds */
|
|
|
switch (cycle & (VME_2eSST160 | VME_2eSST267 | VME_2eSST320)) {
|
|
@@ -1886,7 +1882,7 @@ static int tsi148_dma_list_empty(struct vme_dma_list *list)
|
|
|
* callback is attached and disabled when the last callback is removed.
|
|
|
*/
|
|
|
static int tsi148_lm_set(struct vme_lm_resource *lm, unsigned long long lm_base,
|
|
|
- vme_address_t aspace, vme_cycle_t cycle)
|
|
|
+ u32 aspace, u32 cycle)
|
|
|
{
|
|
|
u32 lm_base_high, lm_base_low, lm_ctl = 0;
|
|
|
int i;
|
|
@@ -1953,7 +1949,7 @@ static int tsi148_lm_set(struct vme_lm_resource *lm, unsigned long long lm_base,
|
|
|
* or disabled.
|
|
|
*/
|
|
|
static int tsi148_lm_get(struct vme_lm_resource *lm,
|
|
|
- unsigned long long *lm_base, vme_address_t *aspace, vme_cycle_t *cycle)
|
|
|
+ unsigned long long *lm_base, u32 *aspace, u32 *cycle)
|
|
|
{
|
|
|
u32 lm_base_high, lm_base_low, lm_ctl, enabled = 0;
|
|
|
struct tsi148_driver *bridge;
|