|
@@ -229,7 +229,7 @@
|
|
|
|
|
|
sdmmc: dwmmc@ff0c0000 {
|
|
|
compatible = "rockchip,rk3288-dw-mshc";
|
|
|
- clock-freq-min-max = <400000 150000000>;
|
|
|
+ max-frequency = <150000000>;
|
|
|
clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
|
|
|
<&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
|
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
|
@@ -241,7 +241,7 @@
|
|
|
|
|
|
sdio0: dwmmc@ff0d0000 {
|
|
|
compatible = "rockchip,rk3288-dw-mshc";
|
|
|
- clock-freq-min-max = <400000 150000000>;
|
|
|
+ max-frequency = <150000000>;
|
|
|
clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
|
|
|
<&cru SCLK_SDIO0_DRV>, <&cru SCLK_SDIO0_SAMPLE>;
|
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
|
@@ -253,7 +253,7 @@
|
|
|
|
|
|
sdio1: dwmmc@ff0e0000 {
|
|
|
compatible = "rockchip,rk3288-dw-mshc";
|
|
|
- clock-freq-min-max = <400000 150000000>;
|
|
|
+ max-frequency = <150000000>;
|
|
|
clocks = <&cru HCLK_SDIO1>, <&cru SCLK_SDIO1>,
|
|
|
<&cru SCLK_SDIO1_DRV>, <&cru SCLK_SDIO1_SAMPLE>;
|
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
|
@@ -265,7 +265,7 @@
|
|
|
|
|
|
emmc: dwmmc@ff0f0000 {
|
|
|
compatible = "rockchip,rk3288-dw-mshc";
|
|
|
- clock-freq-min-max = <400000 150000000>;
|
|
|
+ max-frequency = <150000000>;
|
|
|
clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
|
|
|
<&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>;
|
|
|
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|