|
@@ -707,6 +707,7 @@ static const struct event_reg {
|
|
|
EV_GLB(SWITCHTEC_IOCTL_EVENT_CLI_MRPC_COMP_ASYNC,
|
|
|
cli_mrpc_comp_async_hdr),
|
|
|
EV_GLB(SWITCHTEC_IOCTL_EVENT_GPIO_INT, gpio_interrupt_hdr),
|
|
|
+ EV_GLB(SWITCHTEC_IOCTL_EVENT_GFMS, gfms_event_hdr),
|
|
|
EV_PAR(SWITCHTEC_IOCTL_EVENT_PART_RESET, part_reset_hdr),
|
|
|
EV_PAR(SWITCHTEC_IOCTL_EVENT_MRPC_COMP, mrpc_comp_hdr),
|
|
|
EV_PAR(SWITCHTEC_IOCTL_EVENT_MRPC_COMP_ASYNC, mrpc_comp_async_hdr),
|
|
@@ -1352,6 +1353,8 @@ static const struct pci_device_id switchtec_pci_tbl[] = {
|
|
|
SWITCHTEC_PCI_DEVICE(0x8534), //PFX 64xG3
|
|
|
SWITCHTEC_PCI_DEVICE(0x8535), //PFX 80xG3
|
|
|
SWITCHTEC_PCI_DEVICE(0x8536), //PFX 96xG3
|
|
|
+ SWITCHTEC_PCI_DEVICE(0x8541), //PSX 24xG3
|
|
|
+ SWITCHTEC_PCI_DEVICE(0x8542), //PSX 32xG3
|
|
|
SWITCHTEC_PCI_DEVICE(0x8543), //PSX 48xG3
|
|
|
SWITCHTEC_PCI_DEVICE(0x8544), //PSX 64xG3
|
|
|
SWITCHTEC_PCI_DEVICE(0x8545), //PSX 80xG3
|