|
@@ -152,33 +152,86 @@ bool rtl8723be_phy_rf_config(struct ieee80211_hw *hw)
|
|
|
return rtl8723be_phy_rf6052_config(hw);
|
|
|
}
|
|
|
|
|
|
-static bool _rtl8723be_check_condition(struct ieee80211_hw *hw,
|
|
|
- const u32 condition)
|
|
|
+static bool _rtl8723be_check_positive(struct ieee80211_hw *hw,
|
|
|
+ const u32 condition1,
|
|
|
+ const u32 condition2)
|
|
|
{
|
|
|
- struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
|
|
|
- struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
|
|
|
- u32 _board = rtlefuse->board_type; /*need efuse define*/
|
|
|
- u32 _interface = rtlhal->interface;
|
|
|
- u32 _platform = 0x08;/*SupportPlatform */
|
|
|
- u32 cond = condition;
|
|
|
+ struct rtl_priv *rtlpriv = rtl_priv(hw);
|
|
|
+ struct rtl_hal *rtlhal = rtl_hal(rtlpriv);
|
|
|
+ u32 cut_ver = ((rtlhal->version & CHIP_VER_RTL_MASK)
|
|
|
+ >> CHIP_VER_RTL_SHIFT);
|
|
|
+ u32 intf = (rtlhal->interface == INTF_USB ? BIT(1) : BIT(0));
|
|
|
+
|
|
|
+ u8 board_type = ((rtlhal->board_type & BIT(4)) >> 4) << 0 | /* _GLNA */
|
|
|
+ ((rtlhal->board_type & BIT(3)) >> 3) << 1 | /* _GPA */
|
|
|
+ ((rtlhal->board_type & BIT(7)) >> 7) << 2 | /* _ALNA */
|
|
|
+ ((rtlhal->board_type & BIT(6)) >> 6) << 3 | /* _APA */
|
|
|
+ ((rtlhal->board_type & BIT(2)) >> 2) << 4; /* _BT */
|
|
|
+
|
|
|
+ u32 cond1 = condition1, cond2 = condition2;
|
|
|
+ u32 driver1 = cut_ver << 24 | /* CUT ver */
|
|
|
+ 0 << 20 | /* interface 2/2 */
|
|
|
+ 0x04 << 16 | /* platform */
|
|
|
+ rtlhal->package_type << 12 |
|
|
|
+ intf << 8 | /* interface 1/2 */
|
|
|
+ board_type;
|
|
|
+
|
|
|
+ u32 driver2 = rtlhal->type_glna << 0 |
|
|
|
+ rtlhal->type_gpa << 8 |
|
|
|
+ rtlhal->type_alna << 16 |
|
|
|
+ rtlhal->type_apa << 24;
|
|
|
|
|
|
- if (condition == 0xCDCDCDCD)
|
|
|
- return true;
|
|
|
+ RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
|
|
|
+ "===> [8812A] CheckPositive (cond1, cond2) = (0x%X 0x%X)\n",
|
|
|
+ cond1, cond2);
|
|
|
+ RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
|
|
|
+ "===> [8812A] CheckPositive (driver1, driver2) = (0x%X 0x%X)\n",
|
|
|
+ driver1, driver2);
|
|
|
|
|
|
- cond = condition & 0xFF;
|
|
|
- if ((_board & cond) == 0 && cond != 0x1F)
|
|
|
- return false;
|
|
|
+ RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
|
|
|
+ " (Platform, Interface) = (0x%X, 0x%X)\n", 0x04, intf);
|
|
|
+ RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
|
|
|
+ " (Board, Package) = (0x%X, 0x%X)\n",
|
|
|
+ rtlhal->board_type, rtlhal->package_type);
|
|
|
|
|
|
- cond = condition & 0xFF00;
|
|
|
- cond = cond >> 8;
|
|
|
- if ((_interface & cond) == 0 && cond != 0x07)
|
|
|
- return false;
|
|
|
+ /*============== Value Defined Check ===============*/
|
|
|
+ /*QFN Type [15:12] and Cut Version [27:24] need to do value check*/
|
|
|
|
|
|
- cond = condition & 0xFF0000;
|
|
|
- cond = cond >> 16;
|
|
|
- if ((_platform & cond) == 0 && cond != 0x0F)
|
|
|
+ if (((cond1 & 0x0000F000) != 0) && ((cond1 & 0x0000F000) !=
|
|
|
+ (driver1 & 0x0000F000)))
|
|
|
return false;
|
|
|
- return true;
|
|
|
+ if (((cond1 & 0x0F000000) != 0) && ((cond1 & 0x0F000000) !=
|
|
|
+ (driver1 & 0x0F000000)))
|
|
|
+ return false;
|
|
|
+
|
|
|
+ /*=============== Bit Defined Check ================*/
|
|
|
+ /* We don't care [31:28] */
|
|
|
+
|
|
|
+ cond1 &= 0x00FF0FFF;
|
|
|
+ driver1 &= 0x00FF0FFF;
|
|
|
+
|
|
|
+ if ((cond1 & driver1) == cond1) {
|
|
|
+ u32 mask = 0;
|
|
|
+
|
|
|
+ if ((cond1 & 0x0F) == 0) /* BoardType is DONTCARE*/
|
|
|
+ return true;
|
|
|
+
|
|
|
+ if ((cond1 & BIT(0)) != 0) /*GLNA*/
|
|
|
+ mask |= 0x000000FF;
|
|
|
+ if ((cond1 & BIT(1)) != 0) /*GPA*/
|
|
|
+ mask |= 0x0000FF00;
|
|
|
+ if ((cond1 & BIT(2)) != 0) /*ALNA*/
|
|
|
+ mask |= 0x00FF0000;
|
|
|
+ if ((cond1 & BIT(3)) != 0) /*APA*/
|
|
|
+ mask |= 0xFF000000;
|
|
|
+
|
|
|
+ /* BoardType of each RF path is matched*/
|
|
|
+ if ((cond2 & mask) == (driver2 & mask))
|
|
|
+ return true;
|
|
|
+ else
|
|
|
+ return false;
|
|
|
+ }
|
|
|
+ return false;
|
|
|
}
|
|
|
|
|
|
static void _rtl8723be_config_rf_reg(struct ieee80211_hw *hw, u32 addr,
|
|
@@ -464,6 +517,16 @@ static bool _rtl8723be_phy_bb8723b_config_parafile(struct ieee80211_hw *hw)
|
|
|
struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
|
|
|
bool rtstatus;
|
|
|
|
|
|
+ /* switch ant to BT */
|
|
|
+ if (rtlpriv->rtlhal.interface == INTF_USB) {
|
|
|
+ rtl_write_dword(rtlpriv, 0x948, 0x0);
|
|
|
+ } else {
|
|
|
+ if (rtlpriv->btcoexist.btc_info.single_ant_path == 0)
|
|
|
+ rtl_write_dword(rtlpriv, 0x948, 0x280);
|
|
|
+ else
|
|
|
+ rtl_write_dword(rtlpriv, 0x948, 0x0);
|
|
|
+ }
|
|
|
+
|
|
|
rtstatus = _rtl8723be_phy_config_bb_with_headerfile(hw,
|
|
|
BASEBAND_CONFIG_PHY_REG);
|
|
|
if (!rtstatus) {
|
|
@@ -493,142 +556,84 @@ static bool _rtl8723be_phy_bb8723b_config_parafile(struct ieee80211_hw *hw)
|
|
|
return true;
|
|
|
}
|
|
|
|
|
|
+static bool rtl8723be_phy_config_with_headerfile(struct ieee80211_hw *hw,
|
|
|
+ u32 *array_table,
|
|
|
+ u16 arraylen,
|
|
|
+ void (*set_reg)(struct ieee80211_hw *hw, u32 regaddr, u32 data))
|
|
|
+{
|
|
|
+ #define COND_ELSE 2
|
|
|
+ #define COND_ENDIF 3
|
|
|
+
|
|
|
+ int i = 0;
|
|
|
+ u8 cond;
|
|
|
+ bool matched = true, skipped = false;
|
|
|
+
|
|
|
+ while ((i + 1) < arraylen) {
|
|
|
+ u32 v1 = array_table[i];
|
|
|
+ u32 v2 = array_table[i + 1];
|
|
|
+
|
|
|
+ if (v1 & (BIT(31) | BIT(30))) {/*positive & negative condition*/
|
|
|
+ if (v1 & BIT(31)) {/* positive condition*/
|
|
|
+ cond = (u8)((v1 & (BIT(29) | BIT(28))) >> 28);
|
|
|
+ if (cond == COND_ENDIF) { /*end*/
|
|
|
+ matched = true;
|
|
|
+ skipped = false;
|
|
|
+ } else if (cond == COND_ELSE) { /*else*/
|
|
|
+ matched = skipped ? false : true;
|
|
|
+ } else {/*if , else if*/
|
|
|
+ if (skipped) {
|
|
|
+ matched = false;
|
|
|
+ } else {
|
|
|
+ if (_rtl8723be_check_positive(
|
|
|
+ hw, v1, v2)) {
|
|
|
+ matched = true;
|
|
|
+ skipped = true;
|
|
|
+ } else {
|
|
|
+ matched = false;
|
|
|
+ skipped = false;
|
|
|
+ }
|
|
|
+ }
|
|
|
+ }
|
|
|
+ } else if (v1 & BIT(30)) { /*negative condition*/
|
|
|
+ /*do nothing*/
|
|
|
+ }
|
|
|
+ } else {
|
|
|
+ if (matched)
|
|
|
+ set_reg(hw, v1, v2);
|
|
|
+ }
|
|
|
+ i = i + 2;
|
|
|
+ }
|
|
|
+
|
|
|
+ return true;
|
|
|
+}
|
|
|
+
|
|
|
static bool _rtl8723be_phy_config_mac_with_headerfile(struct ieee80211_hw *hw)
|
|
|
{
|
|
|
struct rtl_priv *rtlpriv = rtl_priv(hw);
|
|
|
- u32 i;
|
|
|
- u32 arraylength;
|
|
|
- u32 *ptrarray;
|
|
|
|
|
|
RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, "Read rtl8723beMACPHY_Array\n");
|
|
|
- arraylength = RTL8723BEMAC_1T_ARRAYLEN;
|
|
|
- ptrarray = RTL8723BEMAC_1T_ARRAY;
|
|
|
- RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
|
|
|
- "Img:RTL8723bEMAC_1T_ARRAY LEN %d\n", arraylength);
|
|
|
- for (i = 0; i < arraylength; i = i + 2)
|
|
|
- rtl_write_byte(rtlpriv, ptrarray[i], (u8)ptrarray[i + 1]);
|
|
|
- return true;
|
|
|
+
|
|
|
+ return rtl8723be_phy_config_with_headerfile(hw,
|
|
|
+ RTL8723BEMAC_1T_ARRAY, RTL8723BEMAC_1T_ARRAYLEN,
|
|
|
+ rtl_write_byte_with_val32);
|
|
|
}
|
|
|
|
|
|
static bool _rtl8723be_phy_config_bb_with_headerfile(struct ieee80211_hw *hw,
|
|
|
u8 configtype)
|
|
|
{
|
|
|
- #define READ_NEXT_PAIR(v1, v2, i) \
|
|
|
- do { \
|
|
|
- i += 2; \
|
|
|
- v1 = array_table[i];\
|
|
|
- v2 = array_table[i+1]; \
|
|
|
- } while (0)
|
|
|
-
|
|
|
- int i;
|
|
|
- u32 *array_table;
|
|
|
- u16 arraylen;
|
|
|
- struct rtl_priv *rtlpriv = rtl_priv(hw);
|
|
|
- u32 v1 = 0, v2 = 0;
|
|
|
-
|
|
|
- if (configtype == BASEBAND_CONFIG_PHY_REG) {
|
|
|
- arraylen = RTL8723BEPHY_REG_1TARRAYLEN;
|
|
|
- array_table = RTL8723BEPHY_REG_1TARRAY;
|
|
|
-
|
|
|
- for (i = 0; i < arraylen; i = i + 2) {
|
|
|
- v1 = array_table[i];
|
|
|
- v2 = array_table[i+1];
|
|
|
- if (v1 < 0xcdcdcdcd) {
|
|
|
- _rtl8723be_config_bb_reg(hw, v1, v2);
|
|
|
- } else {/*This line is the start line of branch.*/
|
|
|
- /* to protect READ_NEXT_PAIR not overrun */
|
|
|
- if (i >= arraylen - 2)
|
|
|
- break;
|
|
|
-
|
|
|
- if (!_rtl8723be_check_condition(hw,
|
|
|
- array_table[i])) {
|
|
|
- /*Discard the following
|
|
|
- *(offset, data) pairs
|
|
|
- */
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- while (v2 != 0xDEAD &&
|
|
|
- v2 != 0xCDEF &&
|
|
|
- v2 != 0xCDCD &&
|
|
|
- i < arraylen - 2) {
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
- i -= 2; /* prevent from for-loop += 2*/
|
|
|
- /*Configure matched pairs and
|
|
|
- *skip to end of if-else.
|
|
|
- */
|
|
|
- } else {
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- while (v2 != 0xDEAD &&
|
|
|
- v2 != 0xCDEF &&
|
|
|
- v2 != 0xCDCD &&
|
|
|
- i < arraylen - 2) {
|
|
|
- _rtl8723be_config_bb_reg(hw,
|
|
|
- v1, v2);
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
|
|
|
- while (v2 != 0xDEAD && i < arraylen - 2)
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
- }
|
|
|
- }
|
|
|
- } else if (configtype == BASEBAND_CONFIG_AGC_TAB) {
|
|
|
- arraylen = RTL8723BEAGCTAB_1TARRAYLEN;
|
|
|
- array_table = RTL8723BEAGCTAB_1TARRAY;
|
|
|
-
|
|
|
- for (i = 0; i < arraylen; i = i + 2) {
|
|
|
- v1 = array_table[i];
|
|
|
- v2 = array_table[i+1];
|
|
|
- if (v1 < 0xCDCDCDCD) {
|
|
|
- rtl_set_bbreg(hw, array_table[i],
|
|
|
- MASKDWORD,
|
|
|
- array_table[i + 1]);
|
|
|
- udelay(1);
|
|
|
- continue;
|
|
|
- } else {/*This line is the start line of branch.*/
|
|
|
- /* to protect READ_NEXT_PAIR not overrun */
|
|
|
- if (i >= arraylen - 2)
|
|
|
- break;
|
|
|
-
|
|
|
- if (!_rtl8723be_check_condition(hw,
|
|
|
- array_table[i])) {
|
|
|
- /*Discard the following
|
|
|
- *(offset, data) pairs
|
|
|
- */
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- while (v2 != 0xDEAD &&
|
|
|
- v2 != 0xCDEF &&
|
|
|
- v2 != 0xCDCD &&
|
|
|
- i < arraylen - 2) {
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
- i -= 2; /* prevent from for-loop += 2*/
|
|
|
- /*Configure matched pairs and
|
|
|
- *skip to end of if-else.
|
|
|
- */
|
|
|
- } else {
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- while (v2 != 0xDEAD &&
|
|
|
- v2 != 0xCDEF &&
|
|
|
- v2 != 0xCDCD &&
|
|
|
- i < arraylen - 2) {
|
|
|
- rtl_set_bbreg(hw, array_table[i],
|
|
|
- MASKDWORD,
|
|
|
- array_table[i + 1]);
|
|
|
- udelay(1);
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
+ if (configtype == BASEBAND_CONFIG_PHY_REG)
|
|
|
+ return rtl8723be_phy_config_with_headerfile(hw,
|
|
|
+ RTL8723BEPHY_REG_1TARRAY,
|
|
|
+ RTL8723BEPHY_REG_1TARRAYLEN,
|
|
|
+ _rtl8723be_config_bb_reg);
|
|
|
+ else if (configtype == BASEBAND_CONFIG_AGC_TAB)
|
|
|
+ return rtl8723be_phy_config_with_headerfile(hw,
|
|
|
+ RTL8723BEAGCTAB_1TARRAY,
|
|
|
+ RTL8723BEAGCTAB_1TARRAYLEN,
|
|
|
+ rtl_set_bbreg_with_dwmask);
|
|
|
|
|
|
- while (v2 != 0xDEAD && i < arraylen - 2)
|
|
|
- READ_NEXT_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
- }
|
|
|
- RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
|
|
|
- "The agctab_array_table[0] is %x Rtl818EEPHY_REGArray[1] is %x\n",
|
|
|
- array_table[i], array_table[i + 1]);
|
|
|
- }
|
|
|
- }
|
|
|
- return true;
|
|
|
+ return false;
|
|
|
}
|
|
|
|
|
|
static u8 _rtl8723be_get_rate_section_index(u32 regaddr)
|
|
@@ -761,73 +766,17 @@ static bool _rtl8723be_phy_config_bb_with_pgheaderfile(struct ieee80211_hw *hw,
|
|
|
bool rtl8723be_phy_config_rf_with_headerfile(struct ieee80211_hw *hw,
|
|
|
enum radio_path rfpath)
|
|
|
{
|
|
|
- #define READ_NEXT_RF_PAIR(v1, v2, i) \
|
|
|
- do { \
|
|
|
- i += 2; \
|
|
|
- v1 = radioa_array_table[i]; \
|
|
|
- v2 = radioa_array_table[i+1]; \
|
|
|
- } while (0)
|
|
|
-
|
|
|
- int i;
|
|
|
- bool rtstatus = true;
|
|
|
- u32 *radioa_array_table;
|
|
|
- u16 radioa_arraylen;
|
|
|
struct rtl_priv *rtlpriv = rtl_priv(hw);
|
|
|
struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
|
|
|
- u32 v1 = 0, v2 = 0;
|
|
|
+ bool ret = true;
|
|
|
|
|
|
- radioa_arraylen = RTL8723BE_RADIOA_1TARRAYLEN;
|
|
|
- radioa_array_table = RTL8723BE_RADIOA_1TARRAY;
|
|
|
- RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
|
|
|
- "Radio_A:RTL8723BE_RADIOA_1TARRAY %d\n", radioa_arraylen);
|
|
|
RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "Radio No %x\n", rfpath);
|
|
|
- rtstatus = true;
|
|
|
switch (rfpath) {
|
|
|
case RF90_PATH_A:
|
|
|
- for (i = 0; i < radioa_arraylen; i = i + 2) {
|
|
|
- v1 = radioa_array_table[i];
|
|
|
- v2 = radioa_array_table[i+1];
|
|
|
- if (v1 < 0xcdcdcdcd) {
|
|
|
- _rtl8723be_config_rf_radio_a(hw, v1, v2);
|
|
|
- } else {/*This line is the start line of branch.*/
|
|
|
- /* to protect READ_NEXT_PAIR not overrun */
|
|
|
- if (i >= radioa_arraylen - 2)
|
|
|
- break;
|
|
|
-
|
|
|
- if (!_rtl8723be_check_condition(hw,
|
|
|
- radioa_array_table[i])) {
|
|
|
- /*Discard the following
|
|
|
- *(offset, data) pairs
|
|
|
- */
|
|
|
- READ_NEXT_RF_PAIR(v1, v2, i);
|
|
|
- while (v2 != 0xDEAD &&
|
|
|
- v2 != 0xCDEF &&
|
|
|
- v2 != 0xCDCD &&
|
|
|
- i < radioa_arraylen - 2) {
|
|
|
- READ_NEXT_RF_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
- i -= 2; /* prevent from for-loop += 2*/
|
|
|
- } else {
|
|
|
- /*Configure matched pairs
|
|
|
- *and skip to end of if-else.
|
|
|
- */
|
|
|
- READ_NEXT_RF_PAIR(v1, v2, i);
|
|
|
- while (v2 != 0xDEAD &&
|
|
|
- v2 != 0xCDEF &&
|
|
|
- v2 != 0xCDCD &&
|
|
|
- i < radioa_arraylen - 2) {
|
|
|
- _rtl8723be_config_rf_radio_a(hw,
|
|
|
- v1, v2);
|
|
|
- READ_NEXT_RF_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
-
|
|
|
- while (v2 != 0xDEAD &&
|
|
|
- i < radioa_arraylen - 2) {
|
|
|
- READ_NEXT_RF_PAIR(v1, v2, i);
|
|
|
- }
|
|
|
- }
|
|
|
- }
|
|
|
- }
|
|
|
+ ret = rtl8723be_phy_config_with_headerfile(hw,
|
|
|
+ RTL8723BE_RADIOA_1TARRAY,
|
|
|
+ RTL8723BE_RADIOA_1TARRAYLEN,
|
|
|
+ _rtl8723be_config_rf_radio_a);
|
|
|
|
|
|
if (rtlhal->oem_id == RT_CID_819X_HP)
|
|
|
_rtl8723be_config_rf_radio_a(hw, 0x52, 0x7E4BD);
|
|
@@ -840,7 +789,7 @@ bool rtl8723be_phy_config_rf_with_headerfile(struct ieee80211_hw *hw,
|
|
|
"switch case %#x not processed\n", rfpath);
|
|
|
break;
|
|
|
}
|
|
|
- return true;
|
|
|
+ return ret;
|
|
|
}
|
|
|
|
|
|
void rtl8723be_phy_get_hw_reg_originalvalue(struct ieee80211_hw *hw)
|
|
@@ -1350,7 +1299,7 @@ void rtl8723be_phy_sw_chnl_callback(struct ieee80211_hw *hw)
|
|
|
struct rtl_priv *rtlpriv = rtl_priv(hw);
|
|
|
struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
|
|
|
struct rtl_phy *rtlphy = &rtlpriv->phy;
|
|
|
- u32 delay;
|
|
|
+ u32 delay = 0;
|
|
|
|
|
|
RT_TRACE(rtlpriv, COMP_SCAN, DBG_TRACE,
|
|
|
"switch to channel%d\n", rtlphy->current_channel);
|