|
@@ -1655,70 +1655,11 @@ static int pnv_eeh_next_error(struct eeh_pe **pe)
|
|
return ret;
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
|
|
-static int pnv_eeh_restore_vf_config(struct pci_dn *pdn)
|
|
|
|
-{
|
|
|
|
- struct eeh_dev *edev = pdn_to_eeh_dev(pdn);
|
|
|
|
- u32 devctl, cmd, cap2, aer_capctl;
|
|
|
|
- int old_mps;
|
|
|
|
-
|
|
|
|
- if (edev->pcie_cap) {
|
|
|
|
- /* Restore MPS */
|
|
|
|
- old_mps = (ffs(pdn->mps) - 8) << 5;
|
|
|
|
- eeh_ops->read_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,
|
|
|
|
- 2, &devctl);
|
|
|
|
- devctl &= ~PCI_EXP_DEVCTL_PAYLOAD;
|
|
|
|
- devctl |= old_mps;
|
|
|
|
- eeh_ops->write_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,
|
|
|
|
- 2, devctl);
|
|
|
|
-
|
|
|
|
- /* Disable Completion Timeout */
|
|
|
|
- eeh_ops->read_config(pdn, edev->pcie_cap + PCI_EXP_DEVCAP2,
|
|
|
|
- 4, &cap2);
|
|
|
|
- if (cap2 & 0x10) {
|
|
|
|
- eeh_ops->read_config(pdn,
|
|
|
|
- edev->pcie_cap + PCI_EXP_DEVCTL2,
|
|
|
|
- 4, &cap2);
|
|
|
|
- cap2 |= 0x10;
|
|
|
|
- eeh_ops->write_config(pdn,
|
|
|
|
- edev->pcie_cap + PCI_EXP_DEVCTL2,
|
|
|
|
- 4, cap2);
|
|
|
|
- }
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- /* Enable SERR and parity checking */
|
|
|
|
- eeh_ops->read_config(pdn, PCI_COMMAND, 2, &cmd);
|
|
|
|
- cmd |= (PCI_COMMAND_PARITY | PCI_COMMAND_SERR);
|
|
|
|
- eeh_ops->write_config(pdn, PCI_COMMAND, 2, cmd);
|
|
|
|
-
|
|
|
|
- /* Enable report various errors */
|
|
|
|
- if (edev->pcie_cap) {
|
|
|
|
- eeh_ops->read_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,
|
|
|
|
- 2, &devctl);
|
|
|
|
- devctl &= ~PCI_EXP_DEVCTL_CERE;
|
|
|
|
- devctl |= (PCI_EXP_DEVCTL_NFERE |
|
|
|
|
- PCI_EXP_DEVCTL_FERE |
|
|
|
|
- PCI_EXP_DEVCTL_URRE);
|
|
|
|
- eeh_ops->write_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,
|
|
|
|
- 2, devctl);
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- /* Enable ECRC generation and check */
|
|
|
|
- if (edev->pcie_cap && edev->aer_cap) {
|
|
|
|
- eeh_ops->read_config(pdn, edev->aer_cap + PCI_ERR_CAP,
|
|
|
|
- 4, &aer_capctl);
|
|
|
|
- aer_capctl |= (PCI_ERR_CAP_ECRC_GENE | PCI_ERR_CAP_ECRC_CHKE);
|
|
|
|
- eeh_ops->write_config(pdn, edev->aer_cap + PCI_ERR_CAP,
|
|
|
|
- 4, aer_capctl);
|
|
|
|
- }
|
|
|
|
-
|
|
|
|
- return 0;
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
static int pnv_eeh_restore_config(struct pci_dn *pdn)
|
|
static int pnv_eeh_restore_config(struct pci_dn *pdn)
|
|
{
|
|
{
|
|
struct eeh_dev *edev = pdn_to_eeh_dev(pdn);
|
|
struct eeh_dev *edev = pdn_to_eeh_dev(pdn);
|
|
struct pnv_phb *phb;
|
|
struct pnv_phb *phb;
|
|
- s64 ret;
|
|
|
|
|
|
+ s64 ret = 0;
|
|
int config_addr = (pdn->busno << 8) | (pdn->devfn);
|
|
int config_addr = (pdn->busno << 8) | (pdn->devfn);
|
|
|
|
|
|
if (!edev)
|
|
if (!edev)
|
|
@@ -1732,7 +1673,7 @@ static int pnv_eeh_restore_config(struct pci_dn *pdn)
|
|
* to be exported by firmware in extendible way.
|
|
* to be exported by firmware in extendible way.
|
|
*/
|
|
*/
|
|
if (edev->physfn) {
|
|
if (edev->physfn) {
|
|
- ret = pnv_eeh_restore_vf_config(pdn);
|
|
|
|
|
|
+ ret = eeh_restore_vf_config(pdn);
|
|
} else {
|
|
} else {
|
|
phb = pdn->phb->private_data;
|
|
phb = pdn->phb->private_data;
|
|
ret = opal_pci_reinit(phb->opal_id,
|
|
ret = opal_pci_reinit(phb->opal_id,
|
|
@@ -1745,7 +1686,7 @@ static int pnv_eeh_restore_config(struct pci_dn *pdn)
|
|
return -EIO;
|
|
return -EIO;
|
|
}
|
|
}
|
|
|
|
|
|
- return 0;
|
|
|
|
|
|
+ return ret;
|
|
}
|
|
}
|
|
|
|
|
|
static struct eeh_ops pnv_eeh_ops = {
|
|
static struct eeh_ops pnv_eeh_ops = {
|