|
@@ -104,7 +104,7 @@
|
|
|
reg = <0x7e104000 0x10>;
|
|
|
};
|
|
|
|
|
|
- mailbox: mailbox@7e00b800 {
|
|
|
+ mailbox: mailbox@7e00b880 {
|
|
|
compatible = "brcm,bcm2835-mbox";
|
|
|
reg = <0x7e00b880 0x40>;
|
|
|
interrupts = <0 1>;
|
|
@@ -132,6 +132,209 @@
|
|
|
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <2>;
|
|
|
+
|
|
|
+ /* Defines pin muxing groups according to
|
|
|
+ * BCM2835-ARM-Peripherals.pdf page 102.
|
|
|
+ *
|
|
|
+ * While each pin can have its mux selected
|
|
|
+ * for various functions individually, some
|
|
|
+ * groups only make sense to switch to a
|
|
|
+ * particular function together.
|
|
|
+ */
|
|
|
+ dpi_gpio0: dpi_gpio0 {
|
|
|
+ brcm,pins = <0 1 2 3 4 5 6 7 8 9 10 11
|
|
|
+ 12 13 14 15 16 17 18 19
|
|
|
+ 20 21 22 23 24 25 26 27>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT2>;
|
|
|
+ };
|
|
|
+ emmc_gpio22: emmc_gpio22 {
|
|
|
+ brcm,pins = <22 23 24 25 26 27>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT3>;
|
|
|
+ };
|
|
|
+ emmc_gpio34: emmc_gpio34 {
|
|
|
+ brcm,pins = <34 35 36 37 38 39>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT3>;
|
|
|
+ brcm,pull = <BCM2835_PUD_OFF
|
|
|
+ BCM2835_PUD_UP
|
|
|
+ BCM2835_PUD_UP
|
|
|
+ BCM2835_PUD_UP
|
|
|
+ BCM2835_PUD_UP
|
|
|
+ BCM2835_PUD_UP>;
|
|
|
+ };
|
|
|
+ emmc_gpio48: emmc_gpio48 {
|
|
|
+ brcm,pins = <48 49 50 51 52 53>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT3>;
|
|
|
+ };
|
|
|
+
|
|
|
+ gpclk0_gpio4: gpclk0_gpio4 {
|
|
|
+ brcm,pins = <4>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ gpclk1_gpio5: gpclk1_gpio5 {
|
|
|
+ brcm,pins = <5>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ gpclk1_gpio42: gpclk1_gpio42 {
|
|
|
+ brcm,pins = <42>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ gpclk1_gpio44: gpclk1_gpio44 {
|
|
|
+ brcm,pins = <44>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ gpclk2_gpio6: gpclk2_gpio6 {
|
|
|
+ brcm,pins = <6>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ gpclk2_gpio43: gpclk2_gpio43 {
|
|
|
+ brcm,pins = <43>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c0_gpio0: i2c0_gpio0 {
|
|
|
+ brcm,pins = <0 1>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ i2c0_gpio32: i2c0_gpio32 {
|
|
|
+ brcm,pins = <32 34>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ i2c0_gpio44: i2c0_gpio44 {
|
|
|
+ brcm,pins = <44 45>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT1>;
|
|
|
+ };
|
|
|
+ i2c1_gpio2: i2c1_gpio2 {
|
|
|
+ brcm,pins = <2 3>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ i2c1_gpio44: i2c1_gpio44 {
|
|
|
+ brcm,pins = <44 45>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT2>;
|
|
|
+ };
|
|
|
+ i2c_slave_gpio18: i2c_slave_gpio18 {
|
|
|
+ brcm,pins = <18 19 20 21>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT3>;
|
|
|
+ };
|
|
|
+
|
|
|
+ jtag_gpio4: jtag_gpio4 {
|
|
|
+ brcm,pins = <4 5 6 12 13>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT4>;
|
|
|
+ };
|
|
|
+ jtag_gpio22: jtag_gpio22 {
|
|
|
+ brcm,pins = <22 23 24 25 26 27>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT4>;
|
|
|
+ };
|
|
|
+
|
|
|
+ pcm_gpio18: pcm_gpio18 {
|
|
|
+ brcm,pins = <18 19 20 21>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ pcm_gpio28: pcm_gpio28 {
|
|
|
+ brcm,pins = <28 29 30 31>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT2>;
|
|
|
+ };
|
|
|
+
|
|
|
+ pwm0_gpio12: pwm0_gpio12 {
|
|
|
+ brcm,pins = <12>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ pwm0_gpio18: pwm0_gpio18 {
|
|
|
+ brcm,pins = <18>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
+ pwm0_gpio40: pwm0_gpio40 {
|
|
|
+ brcm,pins = <40>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ pwm1_gpio13: pwm1_gpio13 {
|
|
|
+ brcm,pins = <13>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ pwm1_gpio19: pwm1_gpio19 {
|
|
|
+ brcm,pins = <19>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
+ pwm1_gpio41: pwm1_gpio41 {
|
|
|
+ brcm,pins = <41>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ pwm1_gpio45: pwm1_gpio45 {
|
|
|
+ brcm,pins = <45>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ sdhost_gpio48: sdhost_gpio48 {
|
|
|
+ brcm,pins = <48 49 50 51 52 53>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ spi0_gpio7: spi0_gpio7 {
|
|
|
+ brcm,pins = <7 8 9 10 11>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ spi0_gpio35: spi0_gpio35 {
|
|
|
+ brcm,pins = <35 36 37 38 39>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ spi1_gpio16: spi1_gpio16 {
|
|
|
+ brcm,pins = <16 17 18 19 20 21>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT4>;
|
|
|
+ };
|
|
|
+ spi2_gpio40: spi2_gpio40 {
|
|
|
+ brcm,pins = <40 41 42 43 44 45>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT4>;
|
|
|
+ };
|
|
|
+
|
|
|
+ uart0_gpio14: uart0_gpio14 {
|
|
|
+ brcm,pins = <14 15>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT0>;
|
|
|
+ };
|
|
|
+ /* Separate from the uart0_gpio14 group
|
|
|
+ * because it conflicts with spi1_gpio16, and
|
|
|
+ * people often run uart0 on the two pins
|
|
|
+ * without flow contrl.
|
|
|
+ */
|
|
|
+ uart0_ctsrts_gpio16: uart0_ctsrts_gpio16 {
|
|
|
+ brcm,pins = <16 17>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT3>;
|
|
|
+ };
|
|
|
+ uart0_gpio30: uart0_gpio30 {
|
|
|
+ brcm,pins = <30 31>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT3>;
|
|
|
+ };
|
|
|
+ uart0_ctsrts_gpio32: uart0_ctsrts_gpio32 {
|
|
|
+ brcm,pins = <32 33>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT3>;
|
|
|
+ };
|
|
|
+
|
|
|
+ uart1_gpio14: uart1_gpio14 {
|
|
|
+ brcm,pins = <14 15>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
+ uart1_ctsrts_gpio16: uart1_ctsrts_gpio16 {
|
|
|
+ brcm,pins = <16 17>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
+ uart1_gpio32: uart1_gpio32 {
|
|
|
+ brcm,pins = <32 33>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
+ uart1_ctsrts_gpio30: uart1_ctsrts_gpio30 {
|
|
|
+ brcm,pins = <30 31>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
+ uart1_gpio36: uart1_gpio36 {
|
|
|
+ brcm,pins = <36 37 38 39>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT2>;
|
|
|
+ };
|
|
|
+ uart1_gpio40: uart1_gpio40 {
|
|
|
+ brcm,pins = <40 41>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
+ uart1_ctsrts_gpio42: uart1_ctsrts_gpio42 {
|
|
|
+ brcm,pins = <42 43>;
|
|
|
+ brcm,function = <BCM2835_FSEL_ALT5>;
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
uart0: serial@7e201000 {
|
|
@@ -187,6 +390,13 @@
|
|
|
interrupts = <2 14>; /* pwa1 */
|
|
|
};
|
|
|
|
|
|
+ thermal: thermal@7e212000 {
|
|
|
+ compatible = "brcm,bcm2835-thermal";
|
|
|
+ reg = <0x7e212000 0x8>;
|
|
|
+ clocks = <&clocks BCM2835_CLOCK_TSENS>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
aux: aux@0x7e215000 {
|
|
|
compatible = "brcm,bcm2835-aux";
|
|
|
#clock-cells = <1>;
|