|
@@ -26,8 +26,10 @@
|
|
|
#include <linux/module.h>
|
|
|
#include <linux/netdevice.h>
|
|
|
#include <linux/of.h>
|
|
|
+#include <linux/of_device.h>
|
|
|
#include <linux/platform_device.h>
|
|
|
#include <linux/skbuff.h>
|
|
|
+#include <linux/spinlock.h>
|
|
|
#include <linux/string.h>
|
|
|
#include <linux/types.h>
|
|
|
#include <linux/can/dev.h>
|
|
@@ -119,6 +121,7 @@ enum xcan_reg {
|
|
|
/**
|
|
|
* struct xcan_priv - This definition define CAN driver instance
|
|
|
* @can: CAN private data structure.
|
|
|
+ * @tx_lock: Lock for synchronizing TX interrupt handling
|
|
|
* @tx_head: Tx CAN packets ready to send on the queue
|
|
|
* @tx_tail: Tx CAN packets successfully sended on the queue
|
|
|
* @tx_max: Maximum number packets the driver can send
|
|
@@ -133,6 +136,7 @@ enum xcan_reg {
|
|
|
*/
|
|
|
struct xcan_priv {
|
|
|
struct can_priv can;
|
|
|
+ spinlock_t tx_lock;
|
|
|
unsigned int tx_head;
|
|
|
unsigned int tx_tail;
|
|
|
unsigned int tx_max;
|
|
@@ -160,6 +164,11 @@ static const struct can_bittiming_const xcan_bittiming_const = {
|
|
|
.brp_inc = 1,
|
|
|
};
|
|
|
|
|
|
+#define XCAN_CAP_WATERMARK 0x0001
|
|
|
+struct xcan_devtype_data {
|
|
|
+ unsigned int caps;
|
|
|
+};
|
|
|
+
|
|
|
/**
|
|
|
* xcan_write_reg_le - Write a value to the device register little endian
|
|
|
* @priv: Driver private data structure
|
|
@@ -239,6 +248,10 @@ static int set_reset_mode(struct net_device *ndev)
|
|
|
usleep_range(500, 10000);
|
|
|
}
|
|
|
|
|
|
+ /* reset clears FIFOs */
|
|
|
+ priv->tx_head = 0;
|
|
|
+ priv->tx_tail = 0;
|
|
|
+
|
|
|
return 0;
|
|
|
}
|
|
|
|
|
@@ -393,6 +406,7 @@ static int xcan_start_xmit(struct sk_buff *skb, struct net_device *ndev)
|
|
|
struct net_device_stats *stats = &ndev->stats;
|
|
|
struct can_frame *cf = (struct can_frame *)skb->data;
|
|
|
u32 id, dlc, data[2] = {0, 0};
|
|
|
+ unsigned long flags;
|
|
|
|
|
|
if (can_dropped_invalid_skb(ndev, skb))
|
|
|
return NETDEV_TX_OK;
|
|
@@ -440,6 +454,9 @@ static int xcan_start_xmit(struct sk_buff *skb, struct net_device *ndev)
|
|
|
data[1] = be32_to_cpup((__be32 *)(cf->data + 4));
|
|
|
|
|
|
can_put_echo_skb(skb, ndev, priv->tx_head % priv->tx_max);
|
|
|
+
|
|
|
+ spin_lock_irqsave(&priv->tx_lock, flags);
|
|
|
+
|
|
|
priv->tx_head++;
|
|
|
|
|
|
/* Write the Frame to Xilinx CAN TX FIFO */
|
|
@@ -455,10 +472,16 @@ static int xcan_start_xmit(struct sk_buff *skb, struct net_device *ndev)
|
|
|
stats->tx_bytes += cf->can_dlc;
|
|
|
}
|
|
|
|
|
|
+ /* Clear TX-FIFO-empty interrupt for xcan_tx_interrupt() */
|
|
|
+ if (priv->tx_max > 1)
|
|
|
+ priv->write_reg(priv, XCAN_ICR_OFFSET, XCAN_IXR_TXFEMP_MASK);
|
|
|
+
|
|
|
/* Check if the TX buffer is full */
|
|
|
if ((priv->tx_head - priv->tx_tail) == priv->tx_max)
|
|
|
netif_stop_queue(ndev);
|
|
|
|
|
|
+ spin_unlock_irqrestore(&priv->tx_lock, flags);
|
|
|
+
|
|
|
return NETDEV_TX_OK;
|
|
|
}
|
|
|
|
|
@@ -832,19 +855,71 @@ static void xcan_tx_interrupt(struct net_device *ndev, u32 isr)
|
|
|
{
|
|
|
struct xcan_priv *priv = netdev_priv(ndev);
|
|
|
struct net_device_stats *stats = &ndev->stats;
|
|
|
+ unsigned int frames_in_fifo;
|
|
|
+ int frames_sent = 1; /* TXOK => at least 1 frame was sent */
|
|
|
+ unsigned long flags;
|
|
|
+ int retries = 0;
|
|
|
+
|
|
|
+ /* Synchronize with xmit as we need to know the exact number
|
|
|
+ * of frames in the FIFO to stay in sync due to the TXFEMP
|
|
|
+ * handling.
|
|
|
+ * This also prevents a race between netif_wake_queue() and
|
|
|
+ * netif_stop_queue().
|
|
|
+ */
|
|
|
+ spin_lock_irqsave(&priv->tx_lock, flags);
|
|
|
+
|
|
|
+ frames_in_fifo = priv->tx_head - priv->tx_tail;
|
|
|
|
|
|
- while ((priv->tx_head - priv->tx_tail > 0) &&
|
|
|
- (isr & XCAN_IXR_TXOK_MASK)) {
|
|
|
+ if (WARN_ON_ONCE(frames_in_fifo == 0)) {
|
|
|
+ /* clear TXOK anyway to avoid getting back here */
|
|
|
priv->write_reg(priv, XCAN_ICR_OFFSET, XCAN_IXR_TXOK_MASK);
|
|
|
+ spin_unlock_irqrestore(&priv->tx_lock, flags);
|
|
|
+ return;
|
|
|
+ }
|
|
|
+
|
|
|
+ /* Check if 2 frames were sent (TXOK only means that at least 1
|
|
|
+ * frame was sent).
|
|
|
+ */
|
|
|
+ if (frames_in_fifo > 1) {
|
|
|
+ WARN_ON(frames_in_fifo > priv->tx_max);
|
|
|
+
|
|
|
+ /* Synchronize TXOK and isr so that after the loop:
|
|
|
+ * (1) isr variable is up-to-date at least up to TXOK clear
|
|
|
+ * time. This avoids us clearing a TXOK of a second frame
|
|
|
+ * but not noticing that the FIFO is now empty and thus
|
|
|
+ * marking only a single frame as sent.
|
|
|
+ * (2) No TXOK is left. Having one could mean leaving a
|
|
|
+ * stray TXOK as we might process the associated frame
|
|
|
+ * via TXFEMP handling as we read TXFEMP *after* TXOK
|
|
|
+ * clear to satisfy (1).
|
|
|
+ */
|
|
|
+ while ((isr & XCAN_IXR_TXOK_MASK) && !WARN_ON(++retries == 100)) {
|
|
|
+ priv->write_reg(priv, XCAN_ICR_OFFSET, XCAN_IXR_TXOK_MASK);
|
|
|
+ isr = priv->read_reg(priv, XCAN_ISR_OFFSET);
|
|
|
+ }
|
|
|
+
|
|
|
+ if (isr & XCAN_IXR_TXFEMP_MASK) {
|
|
|
+ /* nothing in FIFO anymore */
|
|
|
+ frames_sent = frames_in_fifo;
|
|
|
+ }
|
|
|
+ } else {
|
|
|
+ /* single frame in fifo, just clear TXOK */
|
|
|
+ priv->write_reg(priv, XCAN_ICR_OFFSET, XCAN_IXR_TXOK_MASK);
|
|
|
+ }
|
|
|
+
|
|
|
+ while (frames_sent--) {
|
|
|
can_get_echo_skb(ndev, priv->tx_tail %
|
|
|
priv->tx_max);
|
|
|
priv->tx_tail++;
|
|
|
stats->tx_packets++;
|
|
|
- isr = priv->read_reg(priv, XCAN_ISR_OFFSET);
|
|
|
}
|
|
|
+
|
|
|
+ netif_wake_queue(ndev);
|
|
|
+
|
|
|
+ spin_unlock_irqrestore(&priv->tx_lock, flags);
|
|
|
+
|
|
|
can_led_event(ndev, CAN_LED_EVENT_TX);
|
|
|
xcan_update_error_state_after_rxtx(ndev);
|
|
|
- netif_wake_queue(ndev);
|
|
|
}
|
|
|
|
|
|
/**
|
|
@@ -1151,6 +1226,18 @@ static const struct dev_pm_ops xcan_dev_pm_ops = {
|
|
|
SET_RUNTIME_PM_OPS(xcan_runtime_suspend, xcan_runtime_resume, NULL)
|
|
|
};
|
|
|
|
|
|
+static const struct xcan_devtype_data xcan_zynq_data = {
|
|
|
+ .caps = XCAN_CAP_WATERMARK,
|
|
|
+};
|
|
|
+
|
|
|
+/* Match table for OF platform binding */
|
|
|
+static const struct of_device_id xcan_of_match[] = {
|
|
|
+ { .compatible = "xlnx,zynq-can-1.0", .data = &xcan_zynq_data },
|
|
|
+ { .compatible = "xlnx,axi-can-1.00.a", },
|
|
|
+ { /* end of list */ },
|
|
|
+};
|
|
|
+MODULE_DEVICE_TABLE(of, xcan_of_match);
|
|
|
+
|
|
|
/**
|
|
|
* xcan_probe - Platform registration call
|
|
|
* @pdev: Handle to the platform device structure
|
|
@@ -1165,8 +1252,10 @@ static int xcan_probe(struct platform_device *pdev)
|
|
|
struct resource *res; /* IO mem resources */
|
|
|
struct net_device *ndev;
|
|
|
struct xcan_priv *priv;
|
|
|
+ const struct of_device_id *of_id;
|
|
|
+ int caps = 0;
|
|
|
void __iomem *addr;
|
|
|
- int ret, rx_max, tx_max;
|
|
|
+ int ret, rx_max, tx_max, tx_fifo_depth;
|
|
|
|
|
|
/* Get the virtual base address for the device */
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
@@ -1176,7 +1265,8 @@ static int xcan_probe(struct platform_device *pdev)
|
|
|
goto err;
|
|
|
}
|
|
|
|
|
|
- ret = of_property_read_u32(pdev->dev.of_node, "tx-fifo-depth", &tx_max);
|
|
|
+ ret = of_property_read_u32(pdev->dev.of_node, "tx-fifo-depth",
|
|
|
+ &tx_fifo_depth);
|
|
|
if (ret < 0)
|
|
|
goto err;
|
|
|
|
|
@@ -1184,6 +1274,30 @@ static int xcan_probe(struct platform_device *pdev)
|
|
|
if (ret < 0)
|
|
|
goto err;
|
|
|
|
|
|
+ of_id = of_match_device(xcan_of_match, &pdev->dev);
|
|
|
+ if (of_id) {
|
|
|
+ const struct xcan_devtype_data *devtype_data = of_id->data;
|
|
|
+
|
|
|
+ if (devtype_data)
|
|
|
+ caps = devtype_data->caps;
|
|
|
+ }
|
|
|
+
|
|
|
+ /* There is no way to directly figure out how many frames have been
|
|
|
+ * sent when the TXOK interrupt is processed. If watermark programming
|
|
|
+ * is supported, we can have 2 frames in the FIFO and use TXFEMP
|
|
|
+ * to determine if 1 or 2 frames have been sent.
|
|
|
+ * Theoretically we should be able to use TXFWMEMP to determine up
|
|
|
+ * to 3 frames, but it seems that after putting a second frame in the
|
|
|
+ * FIFO, with watermark at 2 frames, it can happen that TXFWMEMP (less
|
|
|
+ * than 2 frames in FIFO) is set anyway with no TXOK (a frame was
|
|
|
+ * sent), which is not a sensible state - possibly TXFWMEMP is not
|
|
|
+ * completely synchronized with the rest of the bits?
|
|
|
+ */
|
|
|
+ if (caps & XCAN_CAP_WATERMARK)
|
|
|
+ tx_max = min(tx_fifo_depth, 2);
|
|
|
+ else
|
|
|
+ tx_max = 1;
|
|
|
+
|
|
|
/* Create a CAN device instance */
|
|
|
ndev = alloc_candev(sizeof(struct xcan_priv), tx_max);
|
|
|
if (!ndev)
|
|
@@ -1198,6 +1312,7 @@ static int xcan_probe(struct platform_device *pdev)
|
|
|
CAN_CTRLMODE_BERR_REPORTING;
|
|
|
priv->reg_base = addr;
|
|
|
priv->tx_max = tx_max;
|
|
|
+ spin_lock_init(&priv->tx_lock);
|
|
|
|
|
|
/* Get IRQ for the device */
|
|
|
ndev->irq = platform_get_irq(pdev, 0);
|
|
@@ -1262,9 +1377,9 @@ static int xcan_probe(struct platform_device *pdev)
|
|
|
|
|
|
pm_runtime_put(&pdev->dev);
|
|
|
|
|
|
- netdev_dbg(ndev, "reg_base=0x%p irq=%d clock=%d, tx fifo depth:%d\n",
|
|
|
+ netdev_dbg(ndev, "reg_base=0x%p irq=%d clock=%d, tx fifo depth: actual %d, using %d\n",
|
|
|
priv->reg_base, ndev->irq, priv->can.clock.freq,
|
|
|
- priv->tx_max);
|
|
|
+ tx_fifo_depth, priv->tx_max);
|
|
|
|
|
|
return 0;
|
|
|
|
|
@@ -1298,14 +1413,6 @@ static int xcan_remove(struct platform_device *pdev)
|
|
|
return 0;
|
|
|
}
|
|
|
|
|
|
-/* Match table for OF platform binding */
|
|
|
-static const struct of_device_id xcan_of_match[] = {
|
|
|
- { .compatible = "xlnx,zynq-can-1.0", },
|
|
|
- { .compatible = "xlnx,axi-can-1.00.a", },
|
|
|
- { /* end of list */ },
|
|
|
-};
|
|
|
-MODULE_DEVICE_TABLE(of, xcan_of_match);
|
|
|
-
|
|
|
static struct platform_driver xcan_driver = {
|
|
|
.probe = xcan_probe,
|
|
|
.remove = xcan_remove,
|