|
@@ -61,21 +61,21 @@ static const struct {
|
|
|
int clock;
|
|
|
u32 config;
|
|
|
} hdmi_audio_clock[] = {
|
|
|
- { DIV_ROUND_UP(25200 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 },
|
|
|
+ { 25175, AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 },
|
|
|
{ 25200, AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 }, /* default per bspec */
|
|
|
{ 27000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 },
|
|
|
- { 27000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 },
|
|
|
+ { 27027, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 },
|
|
|
{ 54000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 },
|
|
|
- { 54000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 },
|
|
|
- { DIV_ROUND_UP(74250 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 },
|
|
|
+ { 54054, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 },
|
|
|
+ { 74176, AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 },
|
|
|
{ 74250, AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 },
|
|
|
- { DIV_ROUND_UP(148500 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 },
|
|
|
+ { 148352, AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 },
|
|
|
{ 148500, AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 },
|
|
|
};
|
|
|
|
|
|
/* HDMI N/CTS table */
|
|
|
#define TMDS_297M 297000
|
|
|
-#define TMDS_296M DIV_ROUND_UP(297000 * 1000, 1001)
|
|
|
+#define TMDS_296M 296703
|
|
|
static const struct {
|
|
|
int sample_rate;
|
|
|
int clock;
|