|
@@ -2473,44 +2473,6 @@ static s32 ixgbe_setup_kr_speed_x550em(struct ixgbe_hw *hw,
|
|
|
return ixgbe_restart_an_internal_phy_x550em(hw);
|
|
|
}
|
|
|
|
|
|
-/** ixgbe_setup_kx4_x550em - Configure the KX4 PHY.
|
|
|
- * @hw: pointer to hardware structure
|
|
|
- *
|
|
|
- * Configures the integrated KX4 PHY.
|
|
|
- **/
|
|
|
-static s32 ixgbe_setup_kx4_x550em(struct ixgbe_hw *hw)
|
|
|
-{
|
|
|
- s32 status;
|
|
|
- u32 reg_val;
|
|
|
-
|
|
|
- status = hw->mac.ops.read_iosf_sb_reg(hw, IXGBE_KX4_LINK_CNTL_1,
|
|
|
- IXGBE_SB_IOSF_TARGET_KX4_PCS0 +
|
|
|
- hw->bus.lan_id, ®_val);
|
|
|
- if (status)
|
|
|
- return status;
|
|
|
-
|
|
|
- reg_val &= ~(IXGBE_KX4_LINK_CNTL_1_TETH_AN_CAP_KX4 |
|
|
|
- IXGBE_KX4_LINK_CNTL_1_TETH_AN_CAP_KX);
|
|
|
-
|
|
|
- reg_val |= IXGBE_KX4_LINK_CNTL_1_TETH_AN_ENABLE;
|
|
|
-
|
|
|
- /* Advertise 10G support. */
|
|
|
- if (hw->phy.autoneg_advertised & IXGBE_LINK_SPEED_10GB_FULL)
|
|
|
- reg_val |= IXGBE_KX4_LINK_CNTL_1_TETH_AN_CAP_KX4;
|
|
|
-
|
|
|
- /* Advertise 1G support. */
|
|
|
- if (hw->phy.autoneg_advertised & IXGBE_LINK_SPEED_1GB_FULL)
|
|
|
- reg_val |= IXGBE_KX4_LINK_CNTL_1_TETH_AN_CAP_KX;
|
|
|
-
|
|
|
- /* Restart auto-negotiation. */
|
|
|
- reg_val |= IXGBE_KX4_LINK_CNTL_1_TETH_AN_RESTART;
|
|
|
- status = hw->mac.ops.write_iosf_sb_reg(hw, IXGBE_KX4_LINK_CNTL_1,
|
|
|
- IXGBE_SB_IOSF_TARGET_KX4_PCS0 +
|
|
|
- hw->bus.lan_id, reg_val);
|
|
|
-
|
|
|
- return status;
|
|
|
-}
|
|
|
-
|
|
|
/**
|
|
|
* ixgbe_setup_kr_x550em - Configure the KR PHY
|
|
|
* @hw: pointer to hardware structure
|
|
@@ -3134,7 +3096,7 @@ static s32 ixgbe_init_phy_ops_X550em(struct ixgbe_hw *hw)
|
|
|
/* Set functions pointers based on phy type */
|
|
|
switch (hw->phy.type) {
|
|
|
case ixgbe_phy_x550em_kx4:
|
|
|
- phy->ops.setup_link = ixgbe_setup_kx4_x550em;
|
|
|
+ phy->ops.setup_link = NULL;
|
|
|
phy->ops.read_reg = ixgbe_read_phy_reg_x550em;
|
|
|
phy->ops.write_reg = ixgbe_write_phy_reg_x550em;
|
|
|
break;
|