|
@@ -1,5 +1,6 @@
|
|
|
/*
|
|
|
* Copyright (c) 2014 Samsung Electronics Co., Ltd.
|
|
|
+ * Copyright (c) 2016 Krzysztof Kozlowski
|
|
|
*
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
@@ -27,16 +28,25 @@
|
|
|
#define CLK_SCLK_MMC0 132
|
|
|
#define CLK_SCLK_MMC1 133
|
|
|
#define CLK_SCLK_MMC2 134
|
|
|
+#define CLK_SCLK_USBD300 150
|
|
|
+#define CLK_SCLK_USBD301 151
|
|
|
+#define CLK_SCLK_USBPHY300 152
|
|
|
+#define CLK_SCLK_USBPHY301 153
|
|
|
+#define CLK_SCLK_PWM 155
|
|
|
|
|
|
/* gate clocks */
|
|
|
#define CLK_UART0 257
|
|
|
#define CLK_UART1 258
|
|
|
#define CLK_UART2 259
|
|
|
#define CLK_UART3 260
|
|
|
+#define CLK_PWM 279
|
|
|
#define CLK_MCT 315
|
|
|
#define CLK_MMC0 351
|
|
|
#define CLK_MMC1 352
|
|
|
#define CLK_MMC2 353
|
|
|
+#define CLK_USBH20 365
|
|
|
+#define CLK_USBD300 366
|
|
|
+#define CLK_USBD301 367
|
|
|
|
|
|
#define CLK_NR_CLKS 512
|
|
|
|