|
@@ -755,6 +755,12 @@ static void icl_gt_workarounds_apply(struct drm_i915_private *dev_priv)
|
|
|
I915_WRITE(GEN10_L3_CHICKEN_MODE_REGISTER,
|
|
|
I915_READ(GEN10_L3_CHICKEN_MODE_REGISTER) |
|
|
|
GEN11_I2M_WRITE_DISABLE);
|
|
|
+
|
|
|
+ /* Wa_1406838659:icl (pre-prod) */
|
|
|
+ if (IS_ICL_REVID(dev_priv, ICL_REVID_A0, ICL_REVID_B0))
|
|
|
+ I915_WRITE(INF_UNIT_LEVEL_CLKGATE,
|
|
|
+ I915_READ(INF_UNIT_LEVEL_CLKGATE) |
|
|
|
+ CGPSF_CLKGATE_DIS);
|
|
|
}
|
|
|
|
|
|
void intel_gt_workarounds_apply(struct drm_i915_private *dev_priv)
|