|
@@ -168,7 +168,7 @@ int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
|
|
res->flags |= pci_calc_resource_flags(l) | IORESOURCE_SIZEALIGN;
|
|
res->flags |= pci_calc_resource_flags(l) | IORESOURCE_SIZEALIGN;
|
|
if (type == pci_bar_io) {
|
|
if (type == pci_bar_io) {
|
|
l &= PCI_BASE_ADDRESS_IO_MASK;
|
|
l &= PCI_BASE_ADDRESS_IO_MASK;
|
|
- mask = PCI_BASE_ADDRESS_IO_MASK & IO_SPACE_LIMIT;
|
|
|
|
|
|
+ mask = PCI_BASE_ADDRESS_IO_MASK & (u32) IO_SPACE_LIMIT;
|
|
} else {
|
|
} else {
|
|
l &= PCI_BASE_ADDRESS_MEM_MASK;
|
|
l &= PCI_BASE_ADDRESS_MEM_MASK;
|
|
mask = (u32)PCI_BASE_ADDRESS_MEM_MASK;
|
|
mask = (u32)PCI_BASE_ADDRESS_MEM_MASK;
|