|
@@ -0,0 +1,93 @@
|
|
|
+/*
|
|
|
+ * Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
|
|
|
+ *
|
|
|
+ * Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
+ * copy of this software and associated documentation files (the "Software"),
|
|
|
+ * to deal in the Software without restriction, including without limitation
|
|
|
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
+ * and/or sell copies of the Software, and to permit persons to whom the
|
|
|
+ * Software is furnished to do so, subject to the following conditions:
|
|
|
+ *
|
|
|
+ * The above copyright notice and this permission notice shall be included in
|
|
|
+ * all copies or substantial portions of the Software.
|
|
|
+ *
|
|
|
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
|
+ * DEALINGS IN THE SOFTWARE.
|
|
|
+ */
|
|
|
+
|
|
|
+#include "acr.h"
|
|
|
+#include "gm200.h"
|
|
|
+
|
|
|
+#define TEGRA186_MC_BASE 0x02c10000
|
|
|
+
|
|
|
+static int
|
|
|
+gp10b_secboot_oneinit(struct nvkm_secboot *sb)
|
|
|
+{
|
|
|
+ struct gm200_secboot *gsb = gm200_secboot(sb);
|
|
|
+ int ret;
|
|
|
+
|
|
|
+ ret = gm20b_secboot_tegra_read_wpr(gsb, TEGRA186_MC_BASE);
|
|
|
+ if (ret)
|
|
|
+ return ret;
|
|
|
+
|
|
|
+ return gm200_secboot_oneinit(sb);
|
|
|
+}
|
|
|
+
|
|
|
+static const struct nvkm_secboot_func
|
|
|
+gp10b_secboot = {
|
|
|
+ .dtor = gm200_secboot_dtor,
|
|
|
+ .oneinit = gp10b_secboot_oneinit,
|
|
|
+ .fini = gm200_secboot_fini,
|
|
|
+ .run_blob = gm200_secboot_run_blob,
|
|
|
+};
|
|
|
+
|
|
|
+int
|
|
|
+gp10b_secboot_new(struct nvkm_device *device, int index,
|
|
|
+ struct nvkm_secboot **psb)
|
|
|
+{
|
|
|
+ int ret;
|
|
|
+ struct gm200_secboot *gsb;
|
|
|
+ struct nvkm_acr *acr;
|
|
|
+
|
|
|
+ acr = acr_r352_new(BIT(NVKM_SECBOOT_FALCON_FECS) |
|
|
|
+ BIT(NVKM_SECBOOT_FALCON_GPCCS) |
|
|
|
+ BIT(NVKM_SECBOOT_FALCON_PMU));
|
|
|
+ if (IS_ERR(acr))
|
|
|
+ return PTR_ERR(acr);
|
|
|
+
|
|
|
+ gsb = kzalloc(sizeof(*gsb), GFP_KERNEL);
|
|
|
+ if (!gsb) {
|
|
|
+ psb = NULL;
|
|
|
+ return -ENOMEM;
|
|
|
+ }
|
|
|
+ *psb = &gsb->base;
|
|
|
+
|
|
|
+ ret = nvkm_secboot_ctor(&gp10b_secboot, acr, device, index, &gsb->base);
|
|
|
+ if (ret)
|
|
|
+ return ret;
|
|
|
+
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/acr/bl.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/acr/ucode_load.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/fecs_bl.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/fecs_inst.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/fecs_data.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/fecs_sig.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/gpccs_bl.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/gpccs_inst.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/gpccs_data.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/gpccs_sig.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/sw_ctx.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/sw_nonctx.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/sw_bundle_init.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/gr/sw_method_init.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/pmu/desc.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/pmu/image.bin");
|
|
|
+MODULE_FIRMWARE("nvidia/gp10b/pmu/sig.bin");
|