|
@@ -43,6 +43,7 @@
|
|
compatible = "arm,cortex-a7";
|
|
compatible = "arm,cortex-a7";
|
|
reg = <0>;
|
|
reg = <0>;
|
|
clock-frequency = <1000000000>;
|
|
clock-frequency = <1000000000>;
|
|
|
|
+ clocks = <&z2_clk>;
|
|
power-domains = <&sysc R8A7794_PD_CA7_CPU0>;
|
|
power-domains = <&sysc R8A7794_PD_CA7_CPU0>;
|
|
next-level-cache = <&L2_CA7>;
|
|
next-level-cache = <&L2_CA7>;
|
|
};
|
|
};
|
|
@@ -1064,6 +1065,13 @@
|
|
clock-div = <2>;
|
|
clock-div = <2>;
|
|
clock-mult = <1>;
|
|
clock-mult = <1>;
|
|
};
|
|
};
|
|
|
|
+ z2_clk: z2 {
|
|
|
|
+ compatible = "fixed-factor-clock";
|
|
|
|
+ clocks = <&cpg_clocks R8A7794_CLK_PLL0>;
|
|
|
|
+ #clock-cells = <0>;
|
|
|
|
+ clock-div = <1>;
|
|
|
|
+ clock-mult = <1>;
|
|
|
|
+ };
|
|
zg_clk: zg {
|
|
zg_clk: zg {
|
|
compatible = "fixed-factor-clock";
|
|
compatible = "fixed-factor-clock";
|
|
clocks = <&cpg_clocks R8A7794_CLK_PLL1>;
|
|
clocks = <&cpg_clocks R8A7794_CLK_PLL1>;
|