|
@@ -469,7 +469,7 @@
|
|
|
};
|
|
|
|
|
|
mmc0: mmc@01c0f000 {
|
|
|
- compatible = "allwinner,sun5i-a13-mmc";
|
|
|
+ compatible = "allwinner,sun7i-a20-mmc";
|
|
|
reg = <0x01c0f000 0x1000>;
|
|
|
clocks = <&ahb1_gates 8>,
|
|
|
<&mmc0_clk 0>,
|
|
@@ -488,7 +488,7 @@
|
|
|
};
|
|
|
|
|
|
mmc1: mmc@01c10000 {
|
|
|
- compatible = "allwinner,sun5i-a13-mmc";
|
|
|
+ compatible = "allwinner,sun7i-a20-mmc";
|
|
|
reg = <0x01c10000 0x1000>;
|
|
|
clocks = <&ahb1_gates 9>,
|
|
|
<&mmc1_clk 0>,
|
|
@@ -507,7 +507,7 @@
|
|
|
};
|
|
|
|
|
|
mmc2: mmc@01c11000 {
|
|
|
- compatible = "allwinner,sun5i-a13-mmc";
|
|
|
+ compatible = "allwinner,sun7i-a20-mmc";
|
|
|
reg = <0x01c11000 0x1000>;
|
|
|
clocks = <&ahb1_gates 10>,
|
|
|
<&mmc2_clk 0>,
|
|
@@ -526,7 +526,7 @@
|
|
|
};
|
|
|
|
|
|
mmc3: mmc@01c12000 {
|
|
|
- compatible = "allwinner,sun5i-a13-mmc";
|
|
|
+ compatible = "allwinner,sun7i-a20-mmc";
|
|
|
reg = <0x01c12000 0x1000>;
|
|
|
clocks = <&ahb1_gates 11>,
|
|
|
<&mmc3_clk 0>,
|